International Journal of Automotive Technology

  • 제6권2호
  • /
  • Pages.171-181
  • /
  • 2005
  • /
  • 1229-9138(pISSN)
  • /
  • 1976-3832(eISSN)
한국자동차공학회 (The Korean Society of Automotive Engineers)
권호 표지

EXTRACTION OF LANE-RELATED INFORMATION AND A REAL-TIME IMAGE PROCESSING ONBOARD SYSTEM

  • YI U. K. (Department of Digital Animation, Busan Kyungsang College) ;
  • LEE W. (Department of Industrial Engineering, Automotive Research Center, Chonnam National University)
  • 발행 : 2005.04.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The purpose of this paper is two-fold: 1) A novel algorithm in order to extract lane-related information from road images is presented; 2) Design specifications of an image processing onboard unit capable of extracting lane­related information in real-time is also presented. Obtaining precise information from road images requires many features due to the effects of noise that eventually leads to long processing time. By exploiting a FPGA and DSP, we solve the problem of real-time processing. Due to the fact that image processing of road images relies largely on edge features, the FPGA is adopted in the hardware design. The schematic configuration of the FPGA is optimized in order to perform 3 $\times$ 3 Sobel edge extraction. The DSP carries out high-level image processing of recognition, decision, estimation, etc. The proposed algorithm uses edge features to define an Edge Distribution Function (EDF), which is a histogram of edge magnitude with respect to the edge orientation angle. The EDF enables the edge-related information and lane-related to be connected. The performance of the proposed system is verified through the extraction of lane-related information. The experimental results show the robustness of the proposed algorithm and a processing speed of more than 25 frames per second, which is considered quite successful.

키워드

참고문헌

  1. Bertozzi, M. and Broggi, A. (1996). Real time lane and obstacle detection on the GOLD system. Proc. IEEE Intelligent Vehicles '96.213-218
  2. Faugeras, O. (1993). Three-Dimensional Computer Vision A Geometric Viewpoint. The MIT Press. England
  3. Hanawa, K. and Sogawa, Y. (2001). Development of stereo image recognition system for ADA. IEEE IVS2001. 177-182
  4. Johnson, H. and Graham, M. (1993). High-Speed Digital Design. Prentice Hall. New Jersy
  5. Kang, HI. Ju, Y. W. and Baek, K. R. (1999). An implementation of the high speed image processing board for contact image sensor. J. Control, Automation and Systems Engineering 5, 6, 691-697
  6. Lee, J. W. (2002a). A machine vision system for lanedeparture detection. CVIU 86, 1, 52-78 https://doi.org/10.1006/cviu.2002.0958
  7. Lee, J. W. (2002b). A fuzzy neural-network algorithm for noisiness recognition of road images, Trans. Korean Society of Automotive Engineers 10, 5, 147-159
  8. Lee, J. W. and Kweon, I. S. (1997). Extraction of line features in a noisy image. Pattern Recognition 30, 10, 1651-1660 https://doi.org/10.1016/S0031-3203(96)00185-9
  9. Lee, J. W. Kee, C. D. and Yi, U. K. (2003). A new approach for lane departure identification. Proc. IEEE IV03. 100-106
  10. Lee, J. W. Kim, K. S. Jeong, S. S. and Jeon, Y. W. (2000). Lane departure warning system: Its logic and on-board equipment (20005331). Proc. JSAE. Japan. 9-11
  11. Lee, J. W. Yi, U. K. and Baek, K. R. (2001). A cumulative distribution function of edge direction for road-lane detection. IEICE Trans. Information and Systems. E84-D. 9. 1206-1216
  12. Ozawa, S. (1999). Image processing for Intelligent Transport Systems. IEICE Trans. Information and Systems. E82-D. 3. 629-636
  13. Shin, C. W. and Kim, K. I. (2000). Design of real-time image processing board with multi-resolution processing method for ALV. ITS2000. 1-8
  14. Smith, D. J. (1996). HDL Chip Design. Doone Publications. Madison. AL. USA
  15. Smith, S. M. and Brady, J. M. (1995). ASSET-2: Real time motion segmentation and shape tracking. IEEE Trans. on PAMI 17, 8, 814-820 https://doi.org/10.1109/34.400573
  16. Texas Instruments (1998) TMS320C6701 Floating-Point Digital Signal Processor. Texas Instruments Ltd
  17. Xilinx. (2000). The programmable logic data book 2000. Xilinx. Inc. 2000. E. Beuville, K. Borer, E. Chesi, E.H.M