Information Display (인포메이션 디스플레이)

The Korean Infomation Display Society (한국정보디스플레이학회)
권호 표지

LTPS TFT의 특성이 SOG용 디지털/아날로그 회로에 미치는 영향

  • Published : 2005.10.24
Download PDF
⟨ Previous Next ⟩

Abstract

Keywords

References

  1. Alberto O. Adan, Kenichi Higashi, and Yasumori Fukushima, 'Analytical Threshold Voltage Model for Ultrathin SOI MOSFET's Including Short-Channel and Floating-Body Effects', IEEE TRANSACTIONS ON ELECTRON DEVICES, pp.729, Vol.. 46, No.4, APRIL 1999 https://doi.org/10.1109/16.753707
  2. S.S. Chen and J. B. Kuo, 'An analytical CAD kink effect model of partially depleted SOI NMOS devices operating in strong inversion', Solid State Electronics, Vol. 41, No.3, pp.447, 1997 https://doi.org/10.1016/S0038-1101(96)00176-1
  3. L. Perron, C. Hamaguchi, A. Lacaita, S. Maegawa, and Y. Yamaguchi, 'Dynamic floating body effects in PD SOI MOSFET's biased in the kink region', ESSDERC Digest, pp.524, 1999
  4. H.C. Shin, Ik-Sung Lim, Marco Racanelli, Wen-Ling Margaret Huang, Juergen Foerstner and Bor-Yuan Hwang, 'Analysis of Floating Body Induced Transient Behaviors in Partially Depleted Thin Film SOI Devices', IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. 43, No.2, pp.318, 1996 https://doi.org/10.1109/16.481734
  5. N.G. Bavidge, M. Boero, P. Migliorato, T. Shimoda, 'Floating body induced transient drain current overshoot in polysilicon thin film transistors,' IDW'00 Digest, pp. 175, 2000
  6. C.E. Daniel Chen, M. Matloubian, R. Sun dares an, P. Pollack, 'Single-Transistor Latch in SOI MOSFET's', IEEE ELECTRON DEVICE LETTERS, pp.636, Vol. 9, No.12, 1988 https://doi.org/10.1109/55.20420
  7. J.A. Mandelman, F. Assaderaghi, and L. L. Hsu, 'SOI MOSFET mismatch due to floating body effects', Proc. IEEE International SOI Conf., pp. 164, 1997
  8. P. Migliorato, F. Yan, S. Inoue, T. Shimoda, R. Ishihara, 'Dynamic Behavior of polysilicon and single grain silicon TFTs', IDW'03 Digest, pp.327, 2003
  9. W. Redman-White, B.M. Tenbroek, M.S. Lee, C.F. Edwards, M.J. Uren, R.J.T. Bunyan, 'Analogue design issues for SOI CMOS', Proc. 1996 IEEE Int. SOI Conf, pp.6, 1996
  10. Mario M. Pelella, and Jerry G. Fossum, 'On the Performance Advantage of PD/SOI CMOS With Floating Bodies', IEEE TRANSACTIONS ON ELECTRON DEVICES, pp. 96, Vol. 49, No.1, 2002 https://doi.org/10.1109/16.974755
  11. David H. Allen, Anthony G. Aipperspach, Dennis T. Cox, Nghia V. Phan, Salvatore N. Storino, 'A 0.2$\mu$m 1.8V SOI 550MHz 64b PowerPC Micro-processor with Copper Interconnects', IEEE Journal of Solid-State Circuits, Vol. 34, pp.1430, 1999 https://doi.org/10.1109/4.799846
  12. Ju Young Jeong and Jae-Geun Kim, 'New Dynamic Logic Gate Design for Improved TFT Circuit Performance', J. Information Society, Vol. 6, No.1, pp.17-21, 2005
  13. A. Wei and D. A. Antoniadis, 'Design methodology for minimizing hysteretic $V_T$-variation in partially-depleted SOI CMOS', IEDM '97, pp.411, 1997
  14. Masatada Horiuchi and Masao Tamura, 'BESS: A source structure that fully suppresses the floating body effects in SOI CMOSFETs', IEDM '96, pp.121, 1996
  15. W. Chen, Y. Taur, D. Sadana, K. A. Jenkins, J. Sun, and S. Cohen, 'Suppression of the SOI floating-body effect by linked-body device structure.', 1996 Symp. VLSI Tech., pp.92, 1999
  16. J. B. Kuo and S. -C. Lin, 'Low-Voltage SOI CMOS VLSI Devices and Circuits', Wiley Interscience, 2001