A Study on the Test Method of RLC Parallel Circuits on the Device-Mounted Electronic Circuit Board

부품이 실장된 전자회로보드의 RLC 병렬회로 검사기법에 대한 연구

  • 고윤석 (남서울대학 전자정보통신공학부)
  • Published : 2005.08.01

Abstract

In the existing ICT technique, the mounted electronic devices on the printed circuit board are tested whether the devices are good or not by comparing and measuring the value of the devices after separating the devices to be tested from around it based on the guarding method. But, in case that resistance, inductor and capacitor are configured as a parallel circuit on the circuit pattern, values for each device can not be measured because the total impedance value of the parallel circuit is measured. Accordingly, it is impossible to test whether the parallel circuit is good or not in case that the measured impedance value is within the tolerance error. Also, it is difficult to identify that which device among R, L and C of the parallel circuit is bad in case that the measured impedance value is out of the tolerance error. Accordingly, this paper proposes a test method which can enhance the quality and productivity by separating and measuring accurately R, L and C components from the RLC parallel circuits on the device-mounted printed circuit board. First, the RLC parallel circuit to be test is separated electrically from around it using three-terminal guarding technique. And then R, L and C values are computed based on the total impedance values and phase angles between voltage and current of the parallel circuit measured from two AC input signals with other frequency, Finally, the availability and accuracy of the proposed test method is verified by reviewing the simulation results.

Keywords

References

  1. Jon Turino, 'Functional Testing's Place In Dlectronics Manufacturing', Evaluation Engineering, pp 58-61, September 1984
  2. Jeff Hotchkiss, 'The Roles of In-Circuit and Functional Board Test', Electronic Engineering, pp. 63-69, July 1979
  3. K.A. Baney, 'Functional Test : An Answer for SMT PCB's',ATE & Instrumentation Conference West, pp 251-254, 1989
  4. Reynold, 'In-Circuit McTesters ? or the Future of In-Circuit Test', Evaluation Engineering, pp 8-15, February 1987
  5. David T. Crook, 'Analog In-Circuit Component Measurements:Problems and Solutions', Hewlett-Packard Journal, pp 34-42 march 1979
  6. Steve J Baker, 'Analog-Component Faults Yield to In-Circuit Testing', GenRad journal pp 15-20
  7. Peter Hansen, 'Ensuring ASIC Testability at the Board Level Tools and Strategies', ATE & Instrumentation Conference, pp 33-43 1987
  8. John J. Arena, 'Calcuating the Effective Pattern Rate for High-Speed Board Test Applications', IEEE Trans. Industrial Electroics, Vol. 36, No.2, pp 164-174, May 1989 https://doi.org/10.1109/41.19065
  9. Ed O. Schiotzhauer, 'User-Oriented Software for an Automatic Circuit-Board Tester', Hewlett-Packard Journal, pp 22-27, March 1979
  10. Edward S. Hirgelt, 'Knowledge Representation In an In-Circuit Test Program Generator', International Test Conference, pp 773-777, 1984
  11. Kenneth Jessen and Mike Bullock, 'Safeguarding Devices under Test', Electronics Manufacture & Test, pp 35-38, July/August 1985
  12. Jon Turino, 'Functional Testing's Place in Electronics Manufacturing', Evaluation Engineering, pp 58-62, Setember 1984
  13. Tony Brown, 'Lifting the defect detection burden', Electronics Manufacture & Test, pp 41-44, April 1985
  14. 고윤석, '인공지능기법을 이용한 전자회로보드의 자동검사전략에 대한 연구', 전기학회논문지, 52권 12호, pp. 671-678, 2003년 12월
  15. 고윤석, 'PSA 기법에 근거한 생산라인상의 디지털 회로보드 검사전략에 대한 연구', 전기학회논문지, 53권 11호, pp. 768-775, 2004년 11월
  16. 고윤석, 한길희, 이경호, 임철수외 1인, '전자회로 보드의 RLC 병렬회로 검사를 위한 위상검출회로 설계', 2002년도 대한전기학회 EMECS학회 춘계학술대회 논문집, 2002년 4월
  17. 고윤석, 'SSA 기법에 기반한 생산조립라인의 디지털 부품시장 PCB의 검사전략에 대한 연구', 전기학회논문지, 54권 4호, pp. 243-250, 2005년 4월
  18. J. G. Graeme, Applications of Operational Amplifiers, McGraw-Hill Book Company
  19. F. W. Hughes, On-Amp Handbook, Prentice Hall, Englewood Cliffs