Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Novel Reconfigurable Coprocessor for Communication Systems

통신 시스템을 위한 고성능 재구성 가능 코프로세서의 설계

  • Jung Chul Yoon (School of Electrical and Computer Engineering Ajou University) ;
  • Sunwoo Myung Hoon (School of Electrical and Computer Engineering Ajou University)
  • Published : 2005.06.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a reconfigurable coprocessor for communication systems, which can perform high speed computations and various functions. The proposed reconfigurable coprocessor can easily implement communication operations, such as scrambling, interleaving, convolutional encoding, Viterbi decoding, FFT, etc. The proposed architecture has been modeled by VHDL and synthesized using the SEC 0.18$\mu$m standard cell library. The gate count is about 35,000 gates and the critical path is 3.84ns. The proposed coprocessor can reduced about $33\%$ for FFT operations and complex MAC, $37\%$ for Viterbi operations, and $48\%\~84\%$ for scrambling and convolutional encoding for the IEEE 802.11a WLAN standard compared with existing DSPs. The proposed coprocessor shows Performance improvements compared with existing DSP chips for communication algorithms.

본 논문은 통신 시스템에서 요구하는 다양한 연산과 고속의 동작을 수행할 수 있는 재구성 가능 코프로세서를 제안하였다. 제안된 재구성 가능 코프로세서는 스크램블링, 인터리빙, 길쌈부호화, 비터비 디코딩, FFT 등과 같은 통신 시스템에 필수적인 연산 동작을 쉽게 구현할 수 있는 특징을 가진다. 제안된 재구성 가능 코프로세서는 VHDL로 설계하여 SEC 0.18$\mu$m 표준셀 라이브러리를 이용해 합성하였으며, 총 35,000 게이트에 3.84ns의 최대 동작 속도를 보였다. 제안된 코프로세서에 대한 성능검증 결과 IEEE 802.11a WLAN 표준에 대해 기존 DSP에 비해서 FFT 연산과 Complex MAC의 경우 약 $33\%$, 비터비 디코딩의 경우 약 $37\%$, 스크램블링 및 길쌈부호화의 경우 약 $48\%\~84\%$의 연산 사이클 감소를 확인하였으며 다양한 통신 알고리즘에 대해 기존 DSP보다 우수한 성능을 나타내었다.

Keywords

References

  1. C. L. Wang and C. H. Chang, 'A novel DHT-based FFT/IFFT processor for ADSL transceivers,' in Proc. IEEE Int. Symp. Circuits Syst., 1999, pp. 51-54 https://doi.org/10.1109/ISCAS.1999.777803
  2. VDSL Alliance, VDSL Alliance Draft Standard Proposal, April 1999
  3. IEEE Std 802.11a-1999, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Sep. 1999
  4. J. R. Choi, S. B. Park, D. S. Han, and S. H. Park, 'A 2048 complex point FFT architecture for digital audio broadcasting system,' in Proc. IEEE Int. Symp. Circuits Syst., 2000, vol. V, pp. 693-696 https://doi.org/10.1109/ISCAS.2000.857580
  5. DVB, Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television, ETSI EN 300 744 v1.4.1, Jan. 2001
  6. Wiesler and F. K. Jondral, 'A Software Radio for Second and Third Generation Mobile Systems,' IEEE Trans. on Veh. Tech., vol. 51, pp. 738-748, July 2002 https://doi.org/10.1109/TVT.2002.1015347
  7. J. H. Lee, S. H. Jeong and M. H. Sunwoo, 'Application-specific DSP architecture for OFDM modem systems,' in Proc. IEEE Workshop on Signal Processing Syst. (SIPS' 2003), Aug. 2003
  8. F. Y. Kuo and C. W. Ku, 'Software radio based re-configurable correlator/FIR filter for CDMA/TDMA receiver,' in Proc. IEEE Int. Symp.on Circuits and Systems, Geneva, Switzerland, May 2000, vol. 1, pp. 112-115 https://doi.org/10.1109/ISCAS.2000.857039
  9. A. Chass, A. Gubeskys and G. Kuts [Motorola Semiconductor Israel Ltd.], 'Efficient Software Implementation of the MAX-Log-MAP Turbo Decoderon the StarCore SC140 DSP'
  10. SDR Forum, SDR Forum document number SDRF -02-I -0006-V0.10
  11. A. Wiesler and F. K. Jondral, 'A software radio for second and third generation mobile systems,' IEEE Tran. On Veh. Tech., vol. 51, pp. 738-748, July 2002 https://doi.org/10.1109/TVT.2002.1015347
  12. S. D. Kim, S. H. Jeong, M. H. Sunwoo, and K. H. Kim, 'Novel Bit Manipulation Unit for Communication Digital Signal Processors,' in Proc. IEEE Int. Symp.on Circuits and Systems, Vancouver, Canada, May 2004
  13. J. H. Lee, M. H. Sunwoo, and J. S. Lee, 'Design of application-specific instructions and hardware accelerator for Reed-Solomon codec,' EURASIP JASP, no. 13, pp. 1346-1354, Dec. 2003 https://doi.org/10.1155/S1110865703309138
  14. C. K. Chen, P. C. Tseng, Y. C. Chang, and L. G. Chen, 'A digital signal processor with programmable correlator array architecture for third generation wireless communication system,' IEEE Trans. Circuit Syst. II, vol. 48, pp. 1110-1120, Dec. 2001 https://doi.org/10.1109/82.988936
  15. SC140 Functional Libraries, Motorola Inc. [Online]. Available: http://www.motorola.com
  16. J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shvadron, and M. Ware, 'Trends in compilable DSP architecture,' in Proc. IEEE Workshop on Signal Processing Syst.: Design and Implementation, Oct. 2000, pp. 181-199 https://doi.org/10.1109/SIPS.2000.886716
  17. K. Masselos, S. Blionas, and T. Rautio, 'Reconfigurability requirements of wireless communication systems,' in Proc. IEEE Workshop on Heterogeneous Reconfigurable Systems on Chip, April 2002
  18. E. Sereni, S. Culicchi, V. Vinti, E. Luchetti, S. Ottaviani, and M. Salvi, 'A Software RADIO OFDM Transceiver for WLAN applications,' Electronic and Information Engineering Department, University of Perugia, Italy, 2001
  19. SC140 DSP Core Reference Manual, Motorola Semiconductors Inc., Denver, CO, 2001
  20. TMS320C62xx User's Manual, Texas Instruments Inc., Dallas, TX, 2000
  21. Texas Instruments, Inc [Online]. Available: http://www.ti.com
  22. Motolora, Inc [Online]. Available: http://www.motorala.com
  23. Tensilica, Inc [Online]. Available: http://www.tensilica.com