리플렉티브 메모리 시스템을 이용한 효과적인 네트워크 설계

Effective Network Design Using Reflective Memory System

  • 이성우 (전력연구원 발전연구실)
  • 발행 : 2005.06.01

초록

As the increasing integrity of VLSI, the BIST(Built-In Self Test) is used as an effective method to test chips. Generally the pseudo-random test pattern generation is used for BIST. But it requires too many test patterns when there exist random This paper proposes and presents a new efficient network architecture for Reflective Memory System (RMS). A time to copy shared-data among nodes effects critically on the entire performance of the RMS. In this paper, the recent researches about the RMS are investigated and compared. The device named Topology Conversion Switch(TCS) is introduced to realize the proposed network architecture. One of the RMS based industrial control networks, Ethernet based Real-time Control Network (ERCnet), is adopted to evaluate the performance of the proposed network architecture for RMS.

키워드

참고문헌

  1. M. Jovanovic, V. Milutinovic, 'An Overview of Relfective Memory Systems', IEEE Concurrency, vol. 7, pp. 56-64, 1999 https://doi.org/10.1109/4434.766965
  2. Ramanjuan R.S., Bonney J.C., Thurber K.J., 'Network shared memory: a new approach for clustering workstations for parallel processing', Proceedings of the Fourth IEEE International Symposium, pp. 48-56, 1995 https://doi.org/10.1109/HPDC.1995.518694
  3. Systran Corporation, 'SCRAMNet+ Overview', www.systran.com
  4. VME Microsystems Corp., 'VMIC's Reflective Memory Network', www.vmic.com
  5. Chia Shen, Ichiro Mizunuma, 'RT-CRM: Real-Time Channel-Based Reflective Memory', IEEE Transaction on Computers, vol 49, no 11, pp 1202-1214, November 2000 https://doi.org/10.1109/12.895937