JSTS:Journal of Semiconductor Technology and Science

  • 제4권4호
  • /
  • Pages.307-311
  • /
  • 2004
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

Efficient Hardware Architecture of SEED S-box for Smart Cards

  • 발행 : 2004.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents an efficient architecture that optimizes the design of SEED S-box using composite field arithmetic. SEED is the Korean standard 128-bit block cipher algorithm developed by Korea Information Security Agency. The nonlinear function S-box is the most costly operation in terms. of size and power consumption, taking up more than 30% of the entire SEED circuit. Therefore the S-box design can become a crucial factor when implemented in systems where resources are limited such as smart cards. In this paper, we transform elements in $GF(2^8)$ to composite field $GF(((2^2)^2)^2)$ where more efficient computations can be implemented and transform the computed result back to $GF(2^8)$. This technique reduces the S-box portion to 15% and the entire SEED algorithm can be implemented at 8,700 gates using Samsung smart card CMOS technology.

키워드

참고문헌

  1. Korea Information Security Agency (KISA), SEED Algorithm Specification, available at http://www. kisa.or.kr
  2. National Institute of Standards and Technology (NIST), 'Advanced Encryption Standard (AES),'FIPS Publication 197, Nov. 2001
  3. A. Rudra et al, 'Efficient Rijndael encryption implementation with composite field arithmetic,' Proc. CHES 2001, LNCS Vol. 2162, pp. 175-188, 2001
  4. A. Satoh, S. Morioka, K. Takano, and S. Munetoh, 'A Compact Rijndael Hardware Architecture with S-Box Optimization,' Advances in Cryptology -ASIACRYPT 2001, LNCS Vol. 2248, pp. 239-254, 2001 https://doi.org/10.1007/3-540-45682-1_15
  5. S. Morioka and A. Satoh, 'An Optimized S-Box Circuit Architecture for Low Power AES Design,' Proc. CHES 2002, LNCS Vol. 2523, 172-186, 2002
  6. D.W. Kim, Y.H. Seo, J.H. Kim, and Y.J. Jung, 'Hardware Implementation of 128-Bit Symmetric Cipher SEED,' IEEE AP-ASIC 2000, 2000
  7. P. Kocher, J. Jaffe and B. Jun, 'Differential Power Analysis,' Advances in Cryptology - CRYPTO 1999, LNCS Vol. 1666, pp. 388-397, 1999
  8. Y.J. Baek and J.H. Hwang, 'Improved Algorithms for converting between Boolean Mask and Arithmetic Mask,' to appear in Fourth Conference on Security in Communication Networks(SCN) '04, 2004