JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Exploring On-Chip Bus Architectures for Multitask Applications

  • Published : 2004.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper we present a static performance estimation technique of on-chip bus architectures. The proposed technique requires the static scheduling of function blocks of a task to analyze bus conflicts caused by simultaneous accesses from processing elements to which function blocks are mapped. To apply it to multitask applications, the concurrent execution of the function blocks of different tasks also should be considered. Since tasks are scheduled independently, considering all cases of concurrency in each processing element is impractical. Therefore we make an average estimate on the effects of other tasks with respect to bus request rate and bus access time. The proposed technique was incorporated with our exploration framework for on-chip bus architectures, Its viability and efficiency are validated by a preliminary example.

Keywords

References

  1. K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, 'System-level design: Orthogonalization of concerns and platform-based design,' IEEE Trans. Computer-Aided Design, vol.19, pp. 1523-1543, Dec, 2000 https://doi.org/10.1109/43.898830
  2. S. Kim, C. Im, and S. Ha, 'Schedule-aware performance estimation of communication architecture for efficient design space exploration,' in Proc. Intl.Conf. Hardware/Software Codesign and System Synthesis, pp. 195-200, Oct. 2003 https://doi.org/10.1145/944645.944697
  3. P. Lieverse, P. van der Wolf, E. Deprettere, and K. Vissers, 'A methodology for architecture exploration of heterogeneous signal processing systems,' in Proc. IEEE Workshop Signal Processing Systems, pp. 181-190, Oct, 1999 https://doi.org/10.1109/SIPS.1999.822323
  4. J. A. Rowson and A. Sangiovanni-Vincentelli, 'Interface based design,' in Proc. Intl. Conf. Design Automation, pp. 178-183, Jun, 1997 https://doi.org/10.1145/266021.266060
  5. K. Lahiri, A. Raghunathan, and S. Dey, 'System-level performance analysis for designing system-on-chip communication architecture,' IEEE Trans. Computer-Aided Design, vol.20, pp. 768-783, Jun, 2001 https://doi.org/10.1109/43.924830
  6. M. Gasteier, M. Munch, and M. Glensner, 'Generation of interconnect topologies for communication synthesis,' in Proc. Intl. Conf. Design Automation and Test in Europe, pp. 36-43, Feb, 1998 https://doi.org/10.1109/DATE.1998.655834
  7. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya, 'An optimal memory allocation for application-specific multiprocessor system-on-chip,' in Proc. Intl. Symp. System Synthesis, pp. 19-24, Oct, 2001
  8. K. Lahiri, A. Raghunathan, and S. Dey, 'Efficient exploration of the SoC communication architecture design space,' in Proc. Intl. Conf. Computer Aided Design, pp. 424-430, Nov, 2000 https://doi.org/10.1109/ICCAD.2000.896509
  9. S. Kim, C. Im, and S. Ha, 'Efficient exploration of on-chip communication architecture and memory allocation,' in Proc. Intl. Conf. Hardware/Software Codesign and System Synthesis, pp. 248-253, Sep.2004 https://doi.org/10.1145/1016720.1016779
  10. C. Liu and J. Layland, 'Scheduling algorithms for multiprogramming in a hard real-time environment,' Journal of ACM, vol.20, pp. 26-61, Jan. 1973 https://doi.org/10.1145/321738.321743
  11. N. Audsley, A. Burns, M. Richardson, and A. Wellings, 'Hard real-time scheduling: The deadlinemonotonic approach,' In Proc. IEEE Workshop Real-Time Operating Systems and Software, pp.133-137, May 1991