MOSFET Model HiSIM Based on Surface-Potential Description for Enabling Accurate RF-CMOS Design

M. Miura-Mattausch, H. J. Mattausch, *T. Ohguro, *T. Iizuka, *M. Taguchi, *S. Kumashiro, and *S. Miyamoto

Abstract — The origin of the phenomena, obstructing circuit performance in the RF operating regime, as well as their modeling will be discussed. The applied surface-potential-based modeling allows self-consistent description of all phenomena important for accurate circuit simulation, as demonstrated with the MOSFET model HiSIM.

Index Terms — MOSFETs, High-Frequency Operation, Circuit Simulation Model, HiSIM, Surface Potential

I. INTRODUCTION

Though RF MOSFET circuits are becoming realistic, the RF-circuit simulation is still a challenge due to many reasons. One serious reason is that the development of the appropriate tools for RF designs is still behind the demand [1]. Another important reason is the lack of model accuracy required for the simulation [2]. Demand for accurate prediction of non-linear device characteristics is also a tough requirement due to deficiency of sufficient understanding for advanced MOSFETs including measurements. A lot of progress has been made to catch up to the requirements in both the modeling aspect and in providing simulation tools. Here our discussion focuses on the modeling aspect.

A better circuit model has less model parameters, without compromising accuracy. The model parameters should be connected to device parameters and should be measurable independently. To realize these requirements model development trends to follow device physics, namely to describe device performances with the potential distribution along the channel instead of applied voltages as conventionally done [3], [4], [5]. The self-consistent charge-based model with the surface-potential description will be demonstrated to offer the basis for successfully performing the foreseeable challenges as for example with HiSIM (Hiroshima-university STARC IGFET Model), the MOSFET model developed according to this concept for the first time [6], [7]. Here phenomena to be modeled and their model-

ing approaches are described in three aspects. First, modeling of basic MOSFET characteristics, including normal DC and AC characteristics, is briefly summarized. Next, modeling for small-signal analysis is discussed on the basis of an equivalent circuit model. A newly developed non-quasi-static model for large-signal analysis will be demonstrated in the third part, where the most efforts are given for deriving the analytical description suitable for circuit simulation without increasing simulation expense.

Sepecial emphasis is given to clarify that the accurate modeling of the DC characteristics and their parameter extraction are key prerequists for all RF-specific modeling approaches.

II. MODELING OF BASIC MOSFET CHARACTERISTICS

Under high-frequency operation, non-linear phenomena such as harmonic distortion as well as carrier response delay become serious for reliable circuit performance prediction [8]. Here all such device phenomena are demonstrated to be determined by the carrier dynamics under equilibrium condition, which are in principle observed in the normal I-V characteristics [3]. Thus a good model for describing I-V characteristics is a prerequisite for all device modeling. In the surface-potential-based modeling all equations describing device characteristics are functions of the surface potential instead of applied voltages as in the conventional models. To derive an analytical description for the potential distribution along the channel induced by applied voltages, we introduce two approximations. One is the chargesheet approximation assuming zero thickness of the inversion charge, and the other is the gradual-channel approximation assuming smooth potential increase along the channel [10], [9]. These approximations allow to derive an analytical formulation for all device performances as a function of surface potentials at the source side ϕ_{S0} and the drain side ϕ_{SL} [6]. The surface potentials are obtained by solving the Poisson equation iteratively. In spite of the iteration in HiSIM, calculation time is not longer than with BSIM3v3 [11]. The reason is that a single equation is valid for all applied bias conditions, which keeps the HiSIM model equations simple. Fig. 1 shows the surface potential calculated by HiSIM as a functions of applied voltages. These surface-potential values are very sensitive to device parameters

Manuscript received: June 2, 2004., revised: July 22, 2004.

Advanced Sciences of Matter, Hiroshima University Kagamiyama 1-3-

1, Higashi-Hiroshima, 739-8530, Japan

*Semiconductor Academic Research Center Shin-Yokohama

e-mail: mmm@hiroshima-u.ac.jp




Fig. 1. Calculated surface potentials by HiSIM at the source side ϕ_{S0} and at the drain side ϕ_{SL} are also depicted.




Fig. 2. Calculated charges induced in the gate (Q_G) , in the bulk (Q_B) , and in the inversion layer (Q_I) as a function of the gate voltage V_{gs} .




Fig. 3. Concept of the charge-based model.

such as the substrate impurity concentration. Calculated charges on MOSFET nodes are shown in Fig. 2. These charges are origin of all device characteristics. By integrating the channel charge Q_I with the velocity v the current equations are derived. The derivatives of these charges yield the capacitances as depicted in Fig. 3. The gradual-channel approximation is valid only for the non-saturative region. Beyond ϕ_{SL} the potentail increases steeply, forming the pinch-off condition. Beyond the pinch-off region the channel is practically treated as shortened by ΔL , referred to as the channel-length modulation [12]. The whole potential distribution from ϕ_{S0} to $\phi_{S0} + V_{ds}$ via ϕ_{SL} and $\phi(\Delta L)$ is the measure applied in the modeling instead of applied voltages, as schmatically shown in Fig. 4. The unknown surface potential value at the junction between the channel and the drain contact $\phi(\Delta L)$ is extracted with measured channel conductance $g_{\rm ds}$ as a function of $V_{\rm ds}$ [7].




Fig. 4. Schematics depicting correlations among physical quantities in the pinch-off region.

1. I-V Characterisites & Their Derivatives

The final drain current (I_{ds}) is written as

$$I_{\rm ds} = \frac{W_{\rm eff}}{L_{\rm eff} - \Delta L} \frac{\mu}{\beta} \left\{ C_{\rm ox} (\beta V_G' + 1) (\phi_{SL} - \phi_{S0}) - \frac{\beta}{2} C_{\rm ox} (\phi_{SL}^2 - \phi_{S0}^2) - \frac{2}{3} \sqrt{\frac{2\epsilon_{\rm Si}qN_{\rm sub}}{\beta}} \left[\left\{ \beta(\phi_{SL} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} - \left\{ \beta(\phi_{S0} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right] + \sqrt{\frac{2\epsilon_{\rm Si}qN_{\rm sub}}{\beta}} \left[\left\{ \beta(\phi_{SL} - V_{\rm bs}) - 1 \right\}^{\frac{1}{2}} - \left\{ \beta(\phi_{S0} - V_{\rm bs}) - 1 \right\}^{\frac{1}{2}} \right] \right\}$$
(1)

$$V_G' = V_{gs} - V_{fb} + \Delta V_{th} \tag{2}$$

where W_{eff} , L_{eff} , μ , β , C_{ox} , ϵ_{Si} , q, and N_{sub} are the channel width, the channel length, the carrier mobility, the inverse of the thermal voltage, the gate capacitance, the silicon permittivity, the electron charge, and the bulk impurity concentration, respectively. The term V_G' includes the flat-band voltage (V_{fb}) and the threshold voltage shift from a long-channel transistor ΔV_{th} , which accounts for the short-channel effect $\Delta V_{th,SC}$ as well as the reverse-short-channel effect $\Delta V_{th,RSC}$. If $\phi_{S0}=2\Phi_B$ and $\phi_{SL} = 2\Phi_B + V_{\rm ds}$ are assumed, the $I_{\rm ds}$ equation reduces to the conventional description as a function of applied voltages. Calculated I_{ds} and their derivatives are shown in Fig. 5 in comparison with measurements. Since the surface potential description includes both the drift and diffusion contributions, a natural transition from the subthreshold region to the inverison region is achieved. In the subthreshold region, where the diffusion contribution dominates, the device parameters such as the substrate impurity concentration mostly determine the device characteristics. Under the inversion condition, where the drift component dominates, the carrier mobility governs the characteristics. In Fig. 6, calculated output resistances $R_{\rm out}$ are compared with measurements.

The short-channel effect $\Delta V_{th,SC}$ in Eq. (2) is caused by the lateral electric field increase along the channel. The Gauss law leads to the relation [13]

$$E_x + W_d \frac{dE_y}{dy} = -\frac{Q_s}{\epsilon_{Si}} \tag{3}$$

where y is the direction parallel to the channel, E_y is the lateral electric field, and $Q_S = (Q_B + Q_I)$ is the total charge den-




Fig. 5. Comparison of calculated I-V characteristics and their drivatives with measurements. The gate length is fixed to $10\mu m$.




Fig. 6. Comparison of calculated $R_{\rm out}$ characteristics for $L_{\rm gate}=0.11 \mu m$ and $L_{\rm gate}=10 \mu m$.

sity induced in the substrate. W_d is the depletion-layer thickness. For preserving the same amount of Q_S , fulfilling threshold condition, smaller vertical fields (E_x) are sufficient due to the additional contribution of the E_y gradient. The magnitude of dE_y/dy is extracted from the measured $V_{\rm th}$ shift $\Delta V_{\rm th,SC}$ in comparison to a long-channel device.

In Fig. 7, the $V_{
m th}$ - $L_{
m gate}$ characteristics shows $V_{
m th}$ increases as $L_{
m gate}$ is reduced. This threshold voltage shift $\Delta V_{
m th,RSC}$ is included in $\Delta V_{\rm th}$ in Eq. (2). One important origin of the reverseshort-channel effect is the pocket implantation. By approximating a linearly changing lateral pocket profile along the channel, an analytical $V_{\rm th}$ equation is derived by determining the threshold condition from the entire carrier concentration in the channel [14]. Length of extention into the channel and maximum concentration of the pocket profile are extracted from the measured $V_{
m th}$ - $L_{
m gate}$ dependence. Calculated $V_{
m th}$ values are compared with measurement in Fig. 7. The surface-potential based model does in particular not require a $V_{\rm th}$ parameter in the MOS-FET descriptions as can be seen in Eq. (1). For consistency, $\Delta V_{
m th}$ ($\Delta V_{
m th,SC}$ + $\Delta V_{
m th,RSC}$) is included in the Poisson equation to calculate the surface potential change due to the short-channel effect. This causes the $V_{\rm ds}$ dependence of ϕ_{S0} and ϕ_{SL} . It has to be emphasized that the impurity concentration is the model parameter, which influences all device characteristics such as the mobility through the surface potential values.

The carrier mobility plays an important role in accurate simulation of the I-V characteristics beyond threshold condition.

The universality in the low field mobility has been proved even for advanced MOSFET technologies [15]. The high field mobility has been developed by Caughey and Thomas empirically in [16] as

$$\mu = \frac{\mu_0}{\left(1 + \left(\frac{\mu_0 E_y}{V_{\text{sat}}}\right)^{BB}\right)^{\frac{1}{BB}}} \tag{4}$$

where V_{sat} is the maximum velocity, which has been measured to be 6.5×10^6 cm/s [17], and BB is a model parameter (BB=2 for electrons and BB=1 for holes). However, the value is exceeded with reduced $L_{\rm gate}$, an effect called the velocity overshoot. In advanced MOSFETs the quantum mechnical effect and the poly-gate depletion effect are becoming obvious in capacitance measurements [18]. Including all such phenomena in a self-consistent way is a key for accurate simulation of I-V characteristic with reduced number of model parameters [7].

2. Harmonic Distortion

If the model is consistent and all model parameters are accurately extracted from measurements, other measured quantities should be reproduced without any additional model parameters. The harmonic distortion is one subject for verification of this statement.

Fig. 8 proves that the low frequency harmonic distortion is indeed correctly reproduced without additional parameters or adjustments [19]. The symbols are measurements and dashed lines are calculated result with a parameter set extracted only from normal measured I-V characteristics. The solid lines show the result with a tuned molibity value by 3%, which has an unobservable influence on the I-V characteristics.

3. Noise Characteristics

In RF systems, noise is a major issue obstructing circuit performance. Usually small unwanted signals in a system are caused in a different operating region, e. g. the low-frequency 1/f noise cause changes in high-frequency characteristics through upconversion [1]. We focus on the noise induced in the MOSFET device. Here two important noise mechanism have to be considered for advanced MOSFETs; the 1/f noise and the thermal noise induced by the drain current. The origin of the 1/f noise has been understood theoretically as the fluctua-




Fig. 7. Pocket implanted threshold voltage V_{th} - L_{gate} characteristics. Calculated V_{th} with HiSIM in comparison to measurements.




Fig. 8. Comparison of calculated harmonic distortion with measurements (dotted). The dashed lines are results with a parameter set extracted from measured I-V characteristics and the solid lines are with a 3% tuned mobility parameter. The difference of the parameter values cannot be seen in the I-V characteristics.

tion in the number of channel carriers due to trapping/detrapping processes at the gate-oxide interface, as well as by the mobility fluctuation. The description of the 1/f noise spectrum density $S_{I_{ds}}$ for the drift-diffusion model is obttined by integrating the noise source, namely the carrier density, along the channel [20]. For this purpose two model paremters are introduced, which represent the contribution of the mobility fluctuation and the ratio of the trap density to the gate-oxide attenuation coefficient. The 1/f noise is mainly determined by the trap density and the carrier density along the channel. Fig. 9 compares calculated 1/f noise characteristics with measurements at f = 100Hz. Good agreement of the calculated 1/f noise to measurements for any applied voltage and any channel length demonstrates that the characteristics of the 1/f noise is indeed reproduced by above described modeling on the basis of the carrier concentration along the channel, which can be extracted again from measured I-V characteristics.

Accurate thermal noise measurements are very difficult. Only recently sufficiently accurate measurements have been reported [21], [22]. The applied thermal-noise model in HiSIM is based on the channel conductance [23]. Thus additional model parameters are not needed also in this case. The origin of the thermal noise enhancement observed for short-channel transistors is explained differently by different authors. The HiSIM approach is to consider the potential distribution along the channel explicitly [22]. Corresponding simulated noise coefficients are shown in Fig. 10, which justifies the modeling approach and proves the consistency of the HiSIM model. Our simulation results demonstrate that the thermal noise is still governed by the equilibrium carrier transport.

4. Intrinsic Capacitances

In addition to the current, capacitances play also important roles under high-frequency operation. Thus accuracy of intrinsic capacitances as well as extrinsic capacitances has to be guaranteed. Intrinsic capacitances are derived directly from the terminal charges as depicted in Fig. 3. Explicit equations as functions of the surface potentials are obtained by the derivatives of charges with respect to node voltages. Thus intrinsic capacitances require no additional model parameter, and device parameter values extracted with normal I-V measurements determine




Fig. 9. Calculated 1/f noise characteristics in comparison with measurements. Only the trap density is required as model parameter, to obtain validity for all gate lengths [20].




Fig. 10. Calculated thermal noise coefficients γ and measurements as a function of the drain voltage $V_{\rm ds}$ for various gate lengths $L_{\rm g}$ [22].

the capacitance values as well. In addition to the 9 normal intrinsic capacitances two capacitances play important roles in advanced MOSFETs. One is the gate overlap capacitance to the source and drain. Especially the voltage dependent overlap capacitance at the drain, which is also derived as a function of surface potentials [7], strongly influences the RF performances. For short-channel transistors the lateral electric field at the drain induces an additional intrinsic capacitances C_{Q_y} as shown in Fig. 11 [24]. The model equation of the capacitance C_{Q_y} is also written as a function of surface potentials.

Fig. 12 summarizes the model-parameter set required for circuit simulation with HiSIM.




Fig. 11. Calculated lateral-field-induced capacitance, induced in the region where the high lateral electric field occurs [24].




Fig. 12. Summary of basic model parameters of HiSIM required for circuit simulation.

III. SMALL-SIGNAL ANALYSIS

The small-signal analysis considers the case where input sinusoidal voltage variation is sufficiently small so that the small output current variations can be expressed by a linear relation




Fig. 13. Measured (open symbols) and calculated y parameters with the non-quasi-static model (solid curves) and the quasi-static model (dashed curves) for the gate length of $0.5\mu m$ [27]. The vertical dotted lines denote the cut-off frequency of the device studied.




Fig. 14. Comparison of calculated intrinsic y parameter values with the quasi-static model and the non-quasi-static model. The vertical solid lines denote the cut-off frequency.

as [8]
$$\Delta I_{\rm ds} = g_{\rm m} \Delta V_{\rm gs} + g_{\rm mb} \Delta V_{\rm bs} + g_{\rm ds} \Delta V_{\rm ds} \tag{5}$$

where conductances $g_{\rm x}$ are derivatives of I_{ds} with respect to corresponding node voltages. The small-signal analysis, investigating the high frequency characteristics, is characterized with a two-port analysis, where a 2×2 admittance matrix represents the carrier response. The matrix elements are called Y-parameters, and analytical descriptions have been derived under low frequency f as

$$Y_{\rm gg} = jfC_{\rm gg} \tag{6}$$

$$Y_{\rm dg} = g_{\rm m} - jfC_{\rm gd} \tag{7}$$

where $R_{\rm g}$ is the gate resistance, $C_{\rm ij}$ s are capacitances, and $g_{\rm m}$ is the transconductance. The real part is expected to be zero and the gradient of the imaginary part as a function of f to be the gate capacitance $C_{\rm gg}$ for $Y_{\rm gg}$, as well as the gradient to $g_{\rm m}$ and $C_{\rm gd}$ for $Y_{\rm dg}$. Thus, it can be stressed from the equations that the accurate modeling of DC and AC characteristics and their parameter extraction are keys even for accurate calculation of the Y parameter characteristics. Calculated Y parameters are compared with measurements in Fig. 13. For the calculation, the gate resistance was fitted to reproduce the measurements. The calculations done under the quasi-static (QS) approximation, ignoring the carrier transit delay, show clear deviations in the high-frequency regime in spite of accurate DC and AC modeling.

An explicit non-quasi-static MOSFET model for the small-signal analysis has been developed by solving the continuity equation in an analytical way in connection with HiSIM [25]. The model based on the surface-potential description enables to predict the high-frequency response for any bias conditions precisely. The model enables to calculate the Y-parameter values under the QS condition. Fig. 14 compares the calculation results under the QS and NQS conditions. It is clearly seen that




Fig. 15. (a) Improved equivalent circuit for high-frequency applications. The Elmore resistances R_{gs} & R_{gd} and the bulk resistance R_b are introduced. (b) Basic equivalent circuit of a MOSFET originally developed by Meyer.

 $R_{\rm g}$ plays important roles under the high-frequency operation. It is also seen that the NQS contribution becomes obvious only beyond the frequency of 1/3 of cut-off frequency, and that the contribution is much smaller than believed previously.

To improve the simulation accuracy caused by the NQS effect for circuit simulation, additional elements are introduced in the equivalent circuit as shown in Fig. 15a together with the original Meyer model in Fig. 15b. The high Elmore resistance at the drain side $R_{\rm gd}$ describes the carrier delay [26], and the bulk resistance $R_{\rm b}$ describes the extrinsic capacitive coupling [27]. Calculation results with the improved equivalent circuit are included in Fig. 13. Since the NQS effect is not drastical up to 1/3 of the cut-off frequency, the additional elements included in the equivalent circuit are verified to be sufficient to reproduce the




Fig. 16. Comparison of the HiSIM calculated transient I_{ds} behavior to the 2D simulation result under high-frequency switching operation [28].

measured Y parameters.

IV. LARGE-SIGNAL ANALYSIS

Circuit simulators solve transient characterisites of circuits in the form written as

$$I_a(t) = I_a(0) - \frac{dQ_a}{dt} \tag{8}$$

derived under the quasi-static approximation, ignoring the carrier transit delay along the channel. $I_a(0)$ denotes the spontaneous current response to the applied voltage on node a without delay. Till now the incorporation of the delay is carried out mostly phenomenologically by segmenting the channel into n quasi-statically described pieces, and recombining each segmented MOSFET. This NQS model for the large-signal analysis is shown to give a suitable prediction of the high-frequency behavior of the intrinsic device response [21]. Shortcomings are simulation time and simulation is not straightforward due to the segmentation of the channel. A more exact model has been developed including the real transit time τ as demonstrated in Fig. 16 [28]. The delay τ is again a function of surface potentials. The main effort is given to modify Q_a in Eq. (13) including the carrier transit delay [29]. Thus even the carrier deficit in the channel can be represented, which occurs at the initial stage of the switching-on without suffering from an increase of the simulation time [28].

V. SUMMARY AND CONCLUSIONS

Observed phenomena obstructing RF-circuit application of MOSFETs and their modeling are discussed. Modeling based on the surface potential description preserves self-consistency among models of different device characteristics. Thus the conventional parameter extraction from measured *I-V* characteristics results in accurate simulation results up to 1/3 of the cut-off frequency without inclusion of high-speed non-quasi-static effects.

REFERENCES

- [1] T. A. M. Kevenaar, E. J. W. ter Maten, "RF IC simulation: state-of-the-art and future trends," *proc. SISPAD*, pp. 7-10, Sept. 1999.
- [2] B. Razavi, "CMOS technology characterization for analog and RF design," *IEEE J. Solid-State Circuit*, Vol. 34, pp. 268-276, 1996.
- [3] M. Miura-Mattausch, H. Ueno, M. Tanaka, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSIM: A MOSFET model for circuit simulation connecting circuit performance with technology," *Tech. Dig. IEDM*, pp. 109-112, Dec. 2002.
- [4] G. Gildenblat and T. -L. Chen, "Overview of an advanced surface-potential-based MOSFET model (SP)," *Proc. MSM*, pp. 657-661, 2002.
- [5] R. van Langevelde, A. J. Scholten, L. F. Tiemeijer, R. J. Havens, and D. B. M. Klaassen, "RF applications of MOS Model 11," *Proc. MSM*, pp. 674-677, 2002.

- [6] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, "Unified complete MOSFET model for analysis of digital and analog circuits," *IEEE Trans. CAD/ICAS*, Vol. 15, pp. 1-7, 1996.
- [7] M. Miura-Mattasuch, H. Ueno, H. J. Mattausch, K. Morikawa, S. Itoh, A. Kobayashi, and H. Masuda, "100nm-MOSFET model for circuit simulation: Challenges and solutions," *IEICE Trans. Electron.*, Vol. E86, pp. 1009-1021, 2003; HiSIM User's Manual, http://www/starc.or.jp/kaihatsu/pdgr/hisim/.
- [8] Y. P. Tsividis, Operation and modeling of the MOS transistor, McGraw-Hill, 1999.
- [9] H. C. Pao and C. T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors," *Solid-State Electron.*, Vol. 9, pp. 927-937, 1966.
- [10] J. R. Brews, "A charge-sheet model of the MOSFET," *Solid-State Electron.*, Vol. 21, pp. 345-355, 1978.
- [11] BSIM3, version 3.3 manual, Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, 1996.
- [12] D. Frohman-Bentchkowsky and A. S. Grove, "Conductance of MOS transistors in saturation," *IEEE Trans. Electron Devices*, Vol. ED-16, pp. 108-113, 1969.
- [13] M. Miura-Mattausch and H. Jacobs, "Analytical model for circuit simulation with quarter micron metal oxide semiconductor field effect transistors: Subthreshold characteristics," *Jpn. J. Appl. Phys.*, Vol. 29, pp. L2279-L2282, 1990.
- [14] D. Kitamaru, H. Ueno, K. Morikawa, M. Tanaka, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. nakayama, "Vth Model of Pocket-Implant MOSFETs for Circuit Simulation,"Proc. SISPAD, pp. 392-395, 2001; H. Ueno, D. Kitamaru, K. Morikawa, M. Tanaka, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Impurity-profile-based threshold-voltage model of pocket-implanted MOSFETs for circuit simulation," IEEE Trans. Electron Devices, Vol. 49, pp. 1783-1789, 2002.
- [15] S. Matsumoto, K. Hisamitsu, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, S. Odanaka, and N. Nakayama, "Validity of the mobility universality of scaled metal-oxide-semiconductor field-effect transistors down 100nm gate length," J. Appl. Phys., Vol. 92, pp. 5228-5232, 2002.
- [16] D. M. Caughey and R. E. Thomas, "Carrier mobilities in Silicon empirically related to doping and field," *Proc. IEE*, vol. 55, pp. 2192–2193, 1967.
- [17] M. Tanaka, H. Ueno, O. Matsushima, and M. Miura-Mattausch, "High-electric-field electron transport at silicon/silicon-dioxide interface inversion layer," . J. Appl. Phys., vol. 42, pp. L280-L282, 2003.
- [18] Z. Yu, R. W. Dutton, and R. A. Kieh, "Circuit device modeling at the quantum level," *Proc. IWCE-6*, pp. 222-229, 1998.
- [19] S. Chiba, S. Mitani, K. Hisamitsu, H. Ueno, M. Miura-

- Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, H. Masuda, and S. Miyamoto, "Analysis of harmonic distortion of MOSFET using HiSIM," *Oyobutsurigakkai*, 28p-ZL-4, pp. 66, 2003.
- [20] S. Matsumoto, "Measurement and modeling of the 1/f noise for advanced MOSFETs," *Master Thesis*, Hiroshima University, 2002.
- [21] A. J. Scholten, L. F. Tiemeijer, P. W. H. de Vreede, and D. B. M. Klaassen, "A large signal non-quasi-static MOS model for RF circuit simulation," *Tech. Dig. IEDM*, pp. 163-166, Dec. 1999.
- [22] S. Hosokawa, Y. Shiraga, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, H. Masuda, and S. Miyamoto, "Orgin of enhanced thermal noise for 100nm-MOSFETs," Ext. Abs. SSDM, pp. 20-21, Sept. 2003.
- [23] A. van der Ziel, "Noise in Solid Sate Devices and Circuit," New York, John Wiley & Sons, Inc., 1986.
- [24] D. Navarro, M. Tanaka, H. Kawano, H. Ueno, M. Miura-Mattausch, "Circuit-simulation mode of C_{gd} changes in small-size MOSFETs due to high channel-field gradient," *IEICE, Trans. Electron.*, Vol. E86-C, pp. 474-480, 2003.
- [25] S. Jinbou, H. Ueno, H. Kawano, K. Morikawa, N. Nakayama, M. Miura-Mattausch, and H. J. Mattausch, "Analysis of non-quasi-static contribution to samll-signal response for deep sub-μm MOSFET technologies," Ext. Abs. SSDM, pp. 26-27, Sept. 2002; H. Ueno, S. Jinbou, H. Kawano, K. Morikawa, N. Nakayama, M. Miura-Mattausch, and H. J. Mattausch, "Drift-diffusion-based modeling of the non-quasistatic small-signal response for RF-MOSFET applications," Proc. SISPAD, pp. 71-74, 2002.
- [26] W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., Vol. 19, pp. 55-63, 1948.
- [27] H. Kawano, M. Nishozawa, S. Matsumoto, S. Mitani, M. Tanaka, N. Nakauama, H. Ueno, M. Miura-Mattausch, and H. J. Mattausch, "A practical small-signal equivalent circuit model for RF-MOSFETs valid up to the cut-off frequency," *Tech. Dig. IEEE MTT-S*, pp. 2121-2124, 2002.
- [28] D. Navarro, N. Nakayama, K. Machida, Y. Takeda, H. Ueno, H. J. Mattausch, M. Miura-Mattausch, T. Ohguro, T. Iizuka, M. Taguchi, T. Kage, and S. Miyamoto, "Modeling of carrier transport dynamics at GHz-frequencies for RF circuit-simulation," *Proc. SISPAD*, Sept. 2004.
- [29] N. Nakayama, H. Ueno, T. Inoue, T. Isa, M. Tanaka, and M. Miura-Mattausch, "A self-consistent non-quasi-static MOSFET model for circuit simulation based on transient carrier response," *Jpn. J. Appl. Phys.*, Vol. 42, pp. 2132-2136, 2003; N. Nakayama, D. Navarro, M. Tanaka, H. Ueno, M. Miura0-Mattausch, H. J. Mattausch, T. Ohguro, S. Kumashiro, M. Taguchi, T. Kage, and S. Miyamoto, "Non-quasi-static model for MOSFET based on carrier-transit delay," *Electronics Letters*, Vol. 40, pp. 276-278, 2004.



Mitiko Miura-Mattausch Received the Dr. Sc. Degree from Hiroshima University. She joined the Max-Planck-Institute for solid-state physics in Stuttgart, Germany as a researcher from 1981 to 1984. From 1984 to 1996, she was with Corporate Research and Development, Siemens

AG, Munich, Germany, working on hot-electron problems in MOSFETs, the development of bipolar transistors, and analytical modeling of deep submicron MOSFETs for circuit simulation. Since 1996, she has been a professor in Department of Electrical Engineering, Graduate School of Advanced Sciences of Matter at Hiroshima University, leading the ultra-scaled devices laboratory.



Hans J. Mattausch Received the Dipl. Phys. degree from University of Dortmund, Germany, in 1977, and the Dr. rer. nat. degree from University of Stuttgart, Germany, in 1981. In 1982 he joined the Research Laboratories of Siemens AG in Munich, Germany, where he was involved in the

development of MOS technologies as well as the design of memory and telecommunication circuits. From 1990 he led a group conducting research work on design, modeling and packaging of MOS-technology based power semiconductor devices. In 1995 he joined the Siemens Semiconductor Group as department manager for IC-card product analysis and improvement. Since 1996 he is with Hiroshima University, Higashi- Hiroshima, Japan, where he is a professor at the Research Center for Nanodevices and Systems. His main present interest is in modeling, design and architecture issues for effective utilization of nanodevices and nanotechnology. Dr. Mattausch is a Senior Member of the Institute of Electrical and Electronics Engineers Inc. (IEEE), USA, and a Member of the Institute of Electronics, Information and Communication Engineers (IEICE), Japan.



Tatsuya Ohguro was born in Aichi, Japan, on August 23, 1963. He received the B.S. and M.S. degrees in physics from Hokkaido University, Sapporo, Japan, in 1987, 1989, respectively. He joined Toshiba Corporation in 1989, where he has been engaged in the research and

development of advanced CMOS analog and logic devices at microelectronics engineering laboratory, Kawasaki, Japan. He won Nikkei BP Grand Prize (1994). Mr. Ohguro is a member of IEEE.



Takahiro IIZUKA received the B.S and M.S. degrees in chemistry from Kyoto University, Kyoto, Japan, in 1984 and 1986, respectively. He joined Microelectronics Research Labs., NEC Corporation, Kawasaki, in 1986. His primary interest has been carrier transport phenomena in sub-micron

MOSFETs, focusing on computational approach. In 1999, he was assigned to a newly built compact modeling team to provide silicon-exact device model parameters to design engineers. He has been with NEC Electronics since 2002, continuing compact modeling and now supervising the team. He has been also with STARC since 2003 as a visiting research staff. He is a member of IEEE.



Masahiko Taguchi received the B.Eng from Doshisha University in 1989. He joined Rohm Co., LTD in 1989, and has been working in design of Analog LSI. In 2002, he became a manager of the Linear LSI Design Department in LSI Design Quality Development Division.



Shigetaka Kumashiro received his B.E. degree in electrical engineering and M.E. degree in electronics engineering from the University of Tokyo, Tokyo in 1981 and 1983, respectively, and his Ph.D. degree in electrical and computer engineering from Carnegie Mellon University,

Pittsburgh in 1992. He joined NEC Corporation in 1983 and has been working in the field of the modeling and simulation of ULSI processes and devices. In 2003, he was transferred to Semiconductor Technology Academic Research Center and is working as a senior manager of Silicon Verification Technology Development Group, IP Development Department. Dr. Kumashiro is a member of the Institute of Electrical and Electronics Engineers, the Institute of Electronics, Information and Communication Engineers and the Japan Society of Applied Physics.



Shunsuke Miyamoto graduated in Tohoku University and joined the Computer Department of Hitachi, Ltd in 1971. He was mainly engaged in system development of logic verification area, test area, and circuit simulation area at the Central Research Laboratory of Hitachi, Ltd. He is currently with

the Semiconductor Technology Academic Research Center to manage joint researches among universities and semiconductor companies. He is a member of IEEE, IPSJ and IEICE.