

# Design Consideration of Body-Tied FinFETs ( $\Omega$ MOSFETs) Implemented on Bulk Si Wafers

Kyoung-Rok Han, Byung-Gil Choi, and Jong-Ho Lee

**Abstract**—The body-tied FinFETs (bulk FinFETs) implemented on bulk Si substrate were characterized through 3-dimensional device simulation. By controlling the doping profile along the vertical fin body, the bulk FinFETs can be scaled down to sub-30 nm. Device characteristics with the body shape were also shown. At a contact resistivity of  $1 \times 10^{-7} \Omega \text{cm}^2$ , the device with side metal contact of fin source/drain showed higher drain current by about two. The C-V results were also shown for the first time.

**Index Terms**—FinFET, Omega, C-V, bulk, 3-D Simulation

## I. INTRODUCTION


Double/Triple-gate MOSFETs have been considered the device structures having excellent scale-down characteristics and performance. The family of the double/triple-gate device structure includes FinFETs [1], triple-gate MOSFETs [2], Pi-gate MOSFETs [3], and Omega gate MOSFETs [4]. All these devices have been implemented on SOI wafers. The Omega gate MOSFETs have the best scaling-down characteristics, but may suffer from more severe corner effects and process difficulty due to polysilicon gate residue under the bottom corners of the body. It needs to be noted that the gate all-around MOSFET [5] has the best scaling down characteristics but the process steps are very difficult. Body-Tied FinFETs (bulk FinFETs) built on bulk Si wafers have been demonstrated experimentally [6]-[9]

by our group, and have shown several advantages over SOI FinFETs while keeping nearly the same scaling-down characteristics [10]. It has many advantage of lower cost and defect density, less body bias effect, and higher heat transfer rate over SOI FinFET. The bulk FinFETs have a very good process compatibility with the conventional planar channel CMOSFETs. However, it is strongly required to understand the device characteristics of the bulk FinFET before device design since the device design of the bulk FinFETs is clearly different from those of SOI FinFETs and conventional planar gate MOSFETs.

In this paper, the bulk FinFETs are characterized through 3-Dimensional (3-D) simulation, and brief design guideline is suggested. And we call also the device  $\Omega$  MOSFET, because the body shape look likes Greek letter Omega( $\Omega$ ).

## II. DEVICE STRUCTURE


Fig. 1 shows 3-D schematic view of triple-gate bulk FinFET. The body is directly connected to the silicon substrate, which removes any floating body effects and gives much higher heat transfer rate to the substrate [10]. The  $H_{\text{Fin}}$  and  $W_{\text{Fin}}$  represent fin channel height and width, respectively. The  $x_{\text{SDE}}$  stands for junction depth of source/drain extensions (SDE). The junction depth is defined as the depth from the top of the body. The LDD concentration is  $6 \times 10^{19} \text{cm}^{-3}$  and has the profile of about dec/5nm. The corner regions of the fin were rounded to remove any possible leakage path. In Fig. 1, the top gate oxide can be thick so that the device operates as a double-




**Fig. 1.** 3-dimensional schematic view of body-tied FinFET.  $H_{Fin}$  and  $W_{Fin}$  represent fin height and width, respectively.  $T_{FOX}$  and  $x_j$  stand for the field oxide thickness and the source/drain junction depth, respectively.

gate bulk FinFET, otherwise the device acts as a triple-gate bulk FinFET. In this work, we normally focus on the double-gate bulk FinFETs. The gate material is  $n^+$  polysilicon. Drift-diffusion (DD) model was adopted in physical model because the DD model reflects well device characteristics in subthreshold region.

**III. DEVICE SIMULATION RESULTS**




**Fig. 2.** DIBL and SS characteristics with the angle of fin body. The body doping is  $1 \times 10^{19} \text{ cm}^{-3}$  and  $n^+$  poly gate was used. The small insert represents the schematic of the fin body.



**Fig. 3.** Normalized drain current versus gate bias as functions of drain bias and fin body angle. Drain currents for each drain bias are normalized to that of the device with the fin body of right angle.

In the device simulation using ATLAS [11], the bulk FinFET has the gate height of 70 nm, fin width of the top of 20 nm, and physical gate length of 30 nm, respectively. The gate oxide thickness ( $T_{ox}$ ) is 1.5 nm. The body doping is  $1 \times 10^{19} \text{ cm}^{-3}$  and  $n^+$  poly gate was used. Figs. 2 and 3 show device characteristics with the fin body shape. The small insert in figure 2 represents the schematic of the fin body. The angle  $\theta$  represents the side surface slope of the fin body. An angle of  $90^\circ$  (right-angle) means the body shape with vertical side surfaces. The angle was changed from  $81.5^\circ$  to  $90^\circ$ . Drain-Induced Barrier-Lowering (DIBL) and Subthreshold Swing (SS) characteristics are degraded slightly with the decrease of the body angle.

In Fig. 3, normalized drain current versus gate bias as functions of drain bias and fin body angle is shown. Drain currents for each drain bias are normalized to that of the device with the fin body of the right-angle. As the body angle decreases, the off-current increases and the on-current decreases. For example, the device with an angle of  $81.5^\circ$  shows 10% higher off-current compared to the device with the right-angle body shape at  $V_{GS}$  of 0 V and  $V_{DS}$  of 0.9 V. At given  $V_{DS} = V_{GS} = 0.9$  V, the device with the right-angle body shape shows about 10% higher on-current. The devices with the non-right-angle body show significant current degradation around the  $V_T$ 's. We can improve device characteristics by keeping the angle to  $90^\circ$  as possible.





**Fig. 4.** Schematic representation of 90° rotated fin body and doping types along the fin body. In type I doping, additive doping region over a 20 nm distance is moved from the top of the fin to deep into the body. Subtractive doping region in type II doping is moved as the same way as in type I.


In Fig. 4, additive or subtractive doping to the uniform body doping was checked to see the doping effect by changing the doping in the fin body vertically. Schematic representation of 90° rotated fin body and doping types along the fin body is shown in the upper part of the figure. The fin height ( $H_G$ ) and the fin width are 70 nm and 20 nm, respectively. In type I doping of  $2 \times 10^{19} \text{ cm}^{-3}$ , additive doping region over a 20 nm distance is moved from the top of the fin to deep into the body. Subtractive doping region in type II doping of  $5 \times 10^{18} \text{ cm}^{-3}$  is moved as the same way mentioned above.

Fig. 5 shows  $V_T$  and  $I_{OFF}$  characteristics with selectively increased type I doping (a) and decreased type II doping (b) in vertical direction of the fin body. The  $V_T$  was defined as the gate bias when the drain current is  $1 \times 10^{-7} \mu\text{A}/\mu\text{m}$ . The doping control near the fin top position gives the most significant effect on the  $V_T$  and  $I_{OFF}$  because of the top corner region. Therefore, in actual device design, the doping around fin top region carefully considered. It is recommended that the doping level around the top region of the fin body needs to be increased by about 1.5 times higher than the uniform body doping level when we adopt  $n^+$  polysilicon gate for NMOS transistors.

Source/drain metal contact structure gives an important role in contact resistance. Fig. 6 shows drain current versus contact resistivity as a parameter of metal contact structure on source/drain region. The small inserts stand




**Fig. 5.**  $V_T$  and  $I_{OFF}$  characteristics with selectively increased type I doping (a) and decreased type II doping (b) in vertical direction of the fin body. Doping change around top region of the fin gives significant change and carefully considered in the device design.




**Fig. 6.** Drain current versus contact resistivity as a parameter of metal contact structure on source/drain region. The small inserts stand for the metal contact structure on the fin body.


for the metal contact structure formed on the source/drain region in the fin body. Dark regions represent the Al metal regions. The contact length is 50 nm. The contact widths of the side contact (upper) and the top contact (lower) are 70 nm on both side surfaces and 20 nm on top of the body, respectively. As the contact resistivity increases, the drain current decreases. Especially, the current degrades significantly in the device (lower) with the contact on top of the source/drain region. The device with the side metal contact shown in the upper insert gives two times higher drain current than that with the top metal contact at a contact resistivity of  $1 \times 10^{-7} \Omega \mu\text{m}^2$ . In nano-scale double/triple gate devices, it is very effective to use the side metal contact together with the top contact simultaneously without increasing two-dimensional area.



**Fig. 7.** Simulated quantum C-V characteristics of single-gate planar channel NMOSFETs as a function of the channel doping. The n<sup>+</sup> poly-Si gate was used.



**Fig. 8.** Comparison of classical and quantum mechanical C-V characteristics of  $\Omega$  MOSFET as a function of the body doping concentration at a fixed fin width of 20 nm.



**Fig. 9.** Simulated C-V characteristics as functions of the fin width and body doping concentration. These results were obtained by considering quantum effect in the channel.

The capacitance-voltage (C-V) characteristics of the double/triple body-tied  $\Omega$  MOSFETs have not been reported. The C-V characteristics with the doping and the thickness of the fin body are shown here. Then devices have n<sup>+</sup> poly-Si gate and the channel length of 100 nm. In Figs. 7, 8, and 9, high frequency C-V characteristics are shown. Fig. 7 shows the data of the single-gate planar channel MOSFET (conventional) for comparison as a function of the channel doping concentration. Quantum mechanical phenomenon was taken into account in the simulation. The C-V data with and without grounded source/drain are reasonable and compared with those of the double gate  $\Omega$  MOSFET.

In Fig. 8, the C-V characteristics of double-gate MOSFET with the fin body width of 20 nm. The capacitance per unit width in the accumulation and the inversion are nearly twice due to the two gates. By the quantum mechanical effect in the channel, threshold voltage increases slightly and the inversion capacitance decreases slightly. The behavior at the doping level of  $1 \times 10^{19} \text{ cm}^{-3}$  is clearly different from that of planar channel MOSFETs. The abrupt decrease near  $V_{GS}$  of 0.5 V is due to the full depletion of the 20 nm thick body, which may lead to lower depletion capacitance for a given same area.

The C-V characteristics with the body doping concentration and fin width are shown in Fig. 9. Here shown are gate to substrate capacitance characteristics. These results were obtained by considering quantum effect in the channel. The gate capacitance in depletion region is reduced by reducing body doping and/or fin

width. From these data, we can determine the gate voltage that depletes the body fully. For example, the 50 nm with body doped with  $1 \times 10^{18} \text{ cm}^{-3}$  is depleted fully at a  $V_{GS}$  of about  $-0.2 \text{ V}$ . The  $V_{GS}$  for the 20 nm width body doped with  $1 \times 10^{19} \text{ cm}^{-3}$  is about  $0.6 \text{ V}$ . The body which has width wider than 30 nm at a doping concentration of doped  $1 \times 10^{19} \text{ cm}^{-3}$  does not deplete fully for the given  $V_{GS}$  up to  $2 \text{ V}$ .

#### IV. CONCLUSION

Extensive 3-dimensional device simulations have been performed to give the design guide of the body-tied FinFETs ( $\Omega$  MOSFETs). The fin body shape with right-angle vertical surfaces gives higher  $I_{on}/I_{off}$  ratio and lower DIBL. The control of the doping around top region of the fin body gives significant effect on the leakage and the threshold voltage. The source/drain contact resistance in the  $\Omega$  MOSFETs can be reduced by making the contact on the vertical surfaces and the top of the fin body. Finally, C-V of the  $\Omega$  MOSFETs was checked and gave some information on the complete body depletion.

#### ACKNOWLEDGMENT

This work was supported by Tera Level Nanodevices Project of MOST in 2003.

#### REFERENCES

- [1] Yang-Kyu Choi, Tsu-Jae King, and Chenming Hu, "Nanoscale CMOS spacer FinFET for the terabit era," *IEEE Electron Device Letters*, vol. 23, pp. 25-27, Jan. 2002
- [2] B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Harelend, B. Jin, J. Kavalieros, T. Linton, R. Rios and R. Chau, "Tri-gate fully-depleted CMOS transistors: fabrication, design and layout," in *Tech. Dig. of Sympo. on VLSI Tech.*, pp. 133-134, 2003.
- [3] Jong-Tae Park, J.-P. Colinge, C.H. Diaz, "Pi-Gate SOI MOSFET," *IEEE Electron Device Letters*, vol. 22, pp. 405-406, Aug. 2001.
- [4] Fu-Liang Yang, Hao-Yu Chen, Chenming Hu, "25 nm

CMOS Omega FETs" in *Tech. Dig. of IEDM*, pp. 255-258, 2002.

- [5] J.P. Colinge, M.H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, "Silicon-on-insulator "gate-all-around device"," in *Tech. Dig. of IEDM*, pp. 595-598, 1990.
- [6] Tai-su Park, Euijoon Yoon, and Jong-Ho Lee, "A 40 nm body-tied FfinFET (Omega MOSFET) using bulk Si wafer," *Physica E19*, pp.6-12, July 2003.
- [7] Tai-su Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S.H. Hong, S. J. Hyun, Y. G. Shin, J. N. Han, U I. Chung, J. T. Moon, E. Yoon, and Jong-Ho Lee, "Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers" in *Tech. Dig. of Sympo. on VLSI Tech.*, T10A3, 2003.
- [8] T. Park, D. G. Park, J. H. Chung, H. J. Cho, E. J. Yoon, S. M. Kim, J. D. Choi, J. H. Choi, B. M. Yoon, J. J. Han, B. H. Kim, S. Choi, K. N. Kim, E. Yoon, and J. H. Lee, "PMOS Body-Tied FinFET (Omega MOSFET) Characteristics." in *Tech. Dig. of DRC*, II.B-2, 2003.
- [9] T. Park, H.J. Cho, J.D. Chae, S.Y. Han, S.M. Jung, J.H. Jeong, B.Y. Nam, O.I. Kwon, J.N. Han, H.S. Kang, M.C. Chae, G.S. Yeo, S.W. Lee, D.Y. Lee, D. Park, K. Kim, E. Yoon, and J.H. Lee, "Static Noise Margin of the full DG-CMOS SRAM cell using bulk FinFETs (Omega MOSFETs)," in *Tech. Dig. of IEDM*, pp.27-30, 2003.
- [10] Jong-Ho Lee, Tai-su Park, Euijoon Yoon and Young June Park, "Simulation Study of a New body-tied FinFET(Omega MOSFET) using bulk Si wafer", in *Proc. of Silicon Nanoelectronics Workshop*, pp.102-103, 2003.
- [11] SILVACO International, ATLAS User's Manual-Device Simulation Software (Santa Clara, 2000).



(body-tied FinFETs) parameter extraction and modeling.

**Kyoung-Rok Han** was born in Iksan, Jeonbuk, Korea, in 1976. He received the B.S degree in electrical and electronic engineering in 2002 from Wonkwang University, Jeonbuk, Korea, where he is currently working toward the M.S. degree from Kyungpook National University, Daegu, Korea. His research interests include nanoCMOS



**Byung-Kil Choi** was born in Daegu, Korea, in 1974. He received the B.S degree in electrical and electronic engineering in 2001 from Kyungpook National University, Daegu, Korea, where he is currently working toward the M.S. degree from Kyungpook National University, Daegu, Korea. His

research interests include nanoCMOS (body-tied FinFETs) parameter extraction and modeling.



**Jong-Ho Lee** received the B.S. degree in electronic engineering from Kyungpook National University, Daegu, Korea, in 1987. He received the M.S. and Ph.D. degrees from Seoul National University, Seoul, in 1989 and 1993, respectively, all in electronic engineering. In 1993, he worked on advanced BiCMOS process development at ISRC of Seoul National University as an engineer. In 1994, he joined the School of Electrical Engineering, Wonkwang University, Iksan, Chonbuk. Since 2002, he has been with Kyungpook National University, Daegu, where he is currently an Associate Professor of electrical and computer engineering. From 1994 to 1998, he was with ETRI as an invited member of technical staff, working on deep submicron SOI devices, device isolation,  $1/f$  noise, and device mismatch characterization. From August 1998 to July 1999, he worked at MIT as a post-doctor, where he was engaged in the research on sub-100 nm double-gate CMOS devices. His research interests include sub-100 nm device technologies, device characterization and modeling for RF application, high performance IC design, and 3-D Microsystems including sensors. He has authored or coauthored over 50 journal papers and over 90 conference papers related to his research, and has been granted 16 patents in this area.