The Transactions of the Korean Institute of Electrical Engineers C (대한전기학회논문지:전기물성ㆍ응용부문C)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

An Analysis of the ESD Protection Characteristic of Chip Varistors Using a Distributed Circuit

분산회로를 이용한 칩 바리스터의 ESD 보호 특성에 대한 분석

  • Published : 2004.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

The ESD protection characteristic of chip varistors on a circuit board can not be analyzed by using a conventional circuit simulator due to its microwave characteristic. Thus, by employing Agilent's microwave circuit simulator ADS, we showed that the ESD Protection characteristic or chip varistors can be investigated. order to got more precise simulation results, a chip varistor model was extracted from the electrical characteristic of a TDK's chip varistor and the distributed circuit based pattern was designed as the ESD propagation path. The simulation results showed that the ESD protection characteristic of a chip varistors can be improved drastically by reducing the ESD propagation path.

Keywords

References

  1. J. E. Vinson and J. J. Liou, 'Electrostatic Discharge in Semiconductor Devices: Protection Techniques,' Proceedings of the IEEE, Vol. 88, No. 12, pp. 1878-1900, Dec. 2000 https://doi.org/10.1109/5.899057
  2. J. E. Vinson and J. J. Liou, 'Electrostatic Discharge in Semiconductor Devices: An Overview,' Proceedings of the IEEE, Vol. 86, No.2, pp. 399-418, Feb. 1998 https://doi.org/10.1109/5.659493
  3. Se-Won Han and Han-Goo Cho, 'The Effect of Microstructure Nonuniformity on the electrical Characteristics of ZnO Varistors with $Al_2O_3$ doping,' KIEE International Transactions on EA, Vol. 3-C, No. 4, pp. 140-145, 2003
  4. 이영종, 황휘동, 한세원, 강형부, 'ZnO 바리스터의 평처 현상에 관한 보로노이 시뮬레이션,' 대한전기학회논문지 제 48C권 2호, pp. 109-116, 1999년 2월
  5. 류정선, 윤한수, 남춘우, '$Y_2O_3$ 첨가에 따른 $Pr_6O_{11}계$ ZnO 바리스터의 전기적 특성,' 대한전기학회 하계학술대회 논문집, pp. 1676-1678, 2000년
  6. P. Antognetti and G. Massobrio, Semiconductor device modeling with SPICE, New York: McGraw-Hill, Second Edition 1993
  7. T. M. Bilodeau, 'Theoretical and Empirical Analysis of the Effects of Circuit Parasitic on the Calibration of HBM ESD Simulators,' Proceedings of the EOS/ESD Symposium, Vol. EOS-11, pp. 43-49, Sept. 1989
  8. L. Van Roozendaal, A. Amerasekera, P. Bos, W. Baelde, F. Bontekoe, P. Kersten, E. Korma, P. Rommers, P. Krys, U. Weber, and P. Ashby, 'Standards ESD Testing of Integrated Circuits,' Proceedings of the EOS/ESD Symposium, Vol. EOS-12, pp. 119-130, Sept. 1990
  9. L. R. Avery, 'Device Level Testing,' 1993 EOS/ESD Tutorial Notes, pp. F-1 to F-11, Sept. 1993