# Fabrication of Thin Film Transistor Using Ferroelectrics

Chang-Wu Hur, Jung-Tae Kim, Member, KIMICS

Abstract—The a-Si:H TFT using ferroelectric of SrTiO3 as a gate insulator is fabricated on glass. Dielectric characteristics of ferroelectric are superior to SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>. Ferroelctric increases on-current, decreases threshold voltage of TFT and also improves breakdown characteristics. The a-SiN:H has optical band gap of 2.61 eV, refractive index of 1.8~2.0 and resistivity of  $10^{13}$ ~ $10^{15}$   $\Omega$ cm, respectively. Insulating characteristics of ferroelectrics are excellent because dielectric constant of ferroelectric is about 60~100 and breakdown strength is over 1MV/cm. TFT using ferroelectric has channel length of 8~20 µm and channel width of 80~200 µm. And it shows that drain current is 3.4  $\mu A$  at 20 gate voltage,  $I_{\text{on}}/I_{\text{off}}$  is a ratio of  $10^5 \sim 10^8$  and  $V_{th}$  is  $4\sim 5$  volts, respectively. In the case of TFT without ferroelectric, it indicates that the drain current is 1.5  $\mu A$  at 20 gate voltage and  $V_{th}$  is 5~6 volts. With the improvement of the ferroelectric thin film properties, the performance of TFT using this ferroelectric has advanced as a gate insulator fabrication technology is realized.

Index Terms—TFT, Febrroelectrics

## I. INTRODUCTION

Today, amorphous silicon is widely used in optical to electrical conversion device and wide area film device. Especially, it is used such as a switching device for active matrix LCD, contact image sensor for a-Si:H TFT and Fax, and a-Si:H solar cell. Usually, amorphous silicon TFT uses a-SiN:H as a gate insulator. Induced dielectric constant of a-SiN:H is 7.5. To increase a driving current of TFT, an insulator with a large of induced dielectric constant is needed. Recently, much works have advanced on TFT gate insulating layer. The commonly used materials are Ta<sub>2</sub>O<sub>5</sub>, MoTaO, Cr<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>. These materials are used as base layer. Ferroelectric thin film is suitable as gate insulator because of a large breakdown electricity and induced dielectric constant. In this paper, we have fabricated a-Si:H TFT using gate insulator with ferrodielectric and compare their electrical characteristics with gate insulator a-SiN:H TFT used as commonly.

## II. FABRICATION AND THEIR CHARACTERISTICS BETWEEN A-SI:H FILM AND FERROELECTRIC THIN FILM

Amorphous silicon is deposited using plasma enhanced chemical vapor deposition (PECVD). At this time, electrical and optical characteristics of amorphous silicon such as conductivity, optical band gap and deposition rate are changed under deposition condition such as SiH<sub>4</sub>, flux, chamber pressure, RF power and substrate temperature. Figure 1 shows the characteristics of experimental results according to amorphous deposition condition. From the results shown in figure 1, photo and dark conductivity are diminished according to SiH<sub>4</sub> flux, dark conductivity is changed 10<sup>-9</sup>~10<sup>-11</sup>(S/cm), in the case of photo conductivity is varied range from 10<sup>-4</sup> to 10<sup>-6</sup> (S/cm). Also, optical band gap shows 1.7~1.8eV, as a flux of SiH<sub>4</sub> is increased, it is deposited from 1.0 to 6.9 (Å/sec).


As shown in figure 1, we can estimate the trade-off relation between conductivity and optical band gap according to a flux of SiH4 and control the optical band gap by adjusting a flux of SiH<sub>4</sub>. But, the change of conductivity and optical band gap is little according to chamber pressure condition. The deposition rate is ranged from 1.0 to 3.0 (Å/sec). Also, the change of electrical and optical characteristics is a little according to RF power. Figure 2 shows the IR spectrum result. It represents a relation between Si of hydrogenated amorphous silicon film and bonding of H. Frequency of fundamental infrared absorption modes depends on a mass of oscillation dipole and amount of bond between elements including dipole. The a-Si:H film shows a type of vibration mode, it shows SiH<sub>4</sub> stretching mode at wave number 2000 cm<sup>-1</sup>. Also, it represents a rocking mode at wave number 635 cm<sup>-1</sup>. The bond represented at weaker bond range 800~900 cm<sup>-1</sup> depends on the vibrational mode of SiH<sub>2</sub>. Therefore, the fabricated a-SiH film in this experimental setup shows that Si-H bonding of stretching/rocking mode exists. The gate insulator layer and a-SiN:H film of passivation film are fabricated using PECVD by mixing SiH<sub>4</sub> gas and NH<sub>3</sub> gas. Figure 3 shows optical bandgap of a-SiN:H. Etching rate of a-SiN:H increases and refraction diminishes as NH<sub>3</sub>/SiH<sub>4</sub> increases. Also, their characteristics are not related with RF power. The E<sub>opt</sub> value is around 2.4 eV.

Ferroelectrics (SrTiO<sub>3</sub>) film is fabricated by E-beam evaporator. The used ferroelectrics target forms ceramic type with high pressed PELLE. The ferroelectric thin films are evaporated by E-beam evaporator. Dielectric constant of ferroelectric thin film is  $60 \sim 100$  and has high value compared with another insulator. It has a high breakdown field about 1 MV and excellent characteristics as an insulator.


Manuscript received January 9, 2004.

Chang-Wo Hur is with Mokwon University (phone: 82-42-829-7655; fax: 82-42-829-7653; e-mail: chang@ mokwon.ac.kr).


Jung-Tae Kim is with Mokwon University (phone: 82-42-829-7657; fax: 82-42-829-7653; e-mail: jtkim3050@ mokwon.ac.kr).



(a) Photo-dark current as function of thickness of AL<sub>2</sub>O<sub>3</sub>



(b) Band gap as function of SiH<sub>4</sub>



(c) Deposition rate as function of SiH<sub>4</sub>
Fig. 1 Electrical and optical characteristics of a-Si:H
(a-Si:H properties as SiH<sub>4</sub> flow rate)




Fig. 2 FTIR characteristics of a-Si:H




Fig. 3 Optical Band Gap of a-SiN:H




Fig 4. Dielectric properties of ferroelectrics

# III. CHARACTERISTICS AND STRUCTURE OF THIN FILM TRANSISTOR

Figure 5 shows a cross-section of process for thin film transistor fabricated in this experimental setup. The gate electrode is formed by patterning with length of 8 μm~16 μm and width of 80~200 μm after depositing with gate electrode (Cr) 1000 Å under corning 7059 glass substrate. We have fabricated a-SiN:H, a-Si:H and n<sup>+</sup>a-Si:H samples on gate electrode in sequence and ferroelectric (SrTiO<sub>3</sub>), a-Si:H and n<sup>+</sup>a-Si:H samples, respectively. The thickness of these thin films is formed with SrTiO<sub>3</sub> (2000 Å), a-SiN:H (3000 Å), a-Si:H (2000 Å) and n<sup>+</sup>a-Si:H (500 Å). We have used a RIE (Reactive Ion Etching) method to etch after forming a-Si:H pattern of channel layer. RIE equipment is used RI mode of PECVD. After hole pattern is formed, a-Si:N:H is conducted RIE and the used gas is used by mixing CHF<sub>3</sub> and O<sub>3</sub>. Ferroelectric (SrTiO<sub>3</sub>) is mixed with HF:DI at a rate of 1:5 and etched by dipping with 17 seconds. To form a source drain electrode, the film is patterned after depositioning 4000 Å of Al by E-beam evaporator. Finally, n<sup>+</sup>a-Si:H is conducted by RIE using CF + O<sub>2</sub> and gas for S/D metal pattern. To compensate a damage by RIE process, the n<sup>+</sup>a-Si:H is annealed at temperature 200°C in vacuum state. To test a characteristics of fabricated sample, we have gained an I-V, V<sub>th</sub> and I<sub>on</sub>/I<sub>off</sub> characteristics by using probe station and HP4145B parameter analyzer.






Fig. 5 Fabrication process of a-Si:H TFT



(a)  $I_{on}/I_{off}$  ratio



(b) Threshold voltage (V<sub>th</sub>)






Fig. 6 Electrical Characteristics of a Si:H TFT Without Ferroelectric



(a) I<sub>on</sub>/I<sub>off</sub> ratio

II | | - ARS (II) 6 | | - ARS (III)



(b) Threshold voltage (V<sub>th</sub>)




Fig. 7 Electrical Characteristics of a Si:H TFT With Ferroelectric

As shown in the figure 6, we have been annealing for 1 hour at a temperature 200 °C to compensate damage by RIE process. To measure the electrical characteristics of the fabricated samples, we obtained characteristics of I-V, V<sub>th</sub> and I<sub>on</sub>/I<sub>off</sub> by using probe station and 4145A parameter measurement equipment. As shown in figure 6, the saturation current at gate voltage 20 Volts without having ferroelectric TFT is 1.4  $\mu$ A,  $I_{on}/I_{off}$  is  $10^3$  and  $V_{th}$ is 5.6 volts. In the case of TFT with ferroelectric gate insulator layer as shown in figure 7, saturation current at gate voltage 20 volts is 3.4 µA, V<sub>th</sub> is 4.5 volts and I<sub>on</sub>/I<sub>off</sub> gives a values range from 10<sup>5</sup> to 10<sup>6</sup>. We have estimated that the leakage current of TFT with ferroelctric layer is smaller than that of without ferroelctric layer. That is to say, the V<sub>th</sub> of the TFT with two layers using ferroelecric and a-SiN:H compared with TFT of gate insulator with a-SiN:H layer shows a small value and has 1 volts.  $I_{on}/I_{off}$  has  $10^2 \sim 10^3$  order value. Its I-V current has a 1.5µA times in the same gate and drain volts. From the results, we can estimate that the ferroelectric layers employing two layers gate insulator have a higher insulator characteristics. It enhanced good electrical characteristics. Also, the leakage current can be diminished by using two layers insulator.

#### IV. CONCLUSIONS

From the experimental results, the TFT with ferroelectric has a higher value of I<sub>on</sub>/I<sub>off</sub> compared with TFT having a gate insulator employing a-SiN:H. In the case of Ioff current, leakage current between source and gate by using two layers gate insulator (SrTiO<sub>2</sub>/a-SiN:H) reduces, pin hole employing gate insulator with one layer is more larger than two layer gate insulator. The probability of generation of pin-hole by using two layer is more smaller. Also, Ion current increases as dielectric constant of gate insulator increases. This effect gives the increase of I<sub>on</sub>/I<sub>off</sub>. As dielectric constant increases, V<sub>th</sub> get smaller 1 volts value. The channel is formed in small gate voltage. From the I-V curve, we can estimate that drain current of TFT with SrTiO<sub>2</sub> at same gate voltage increases over 1.5 µA. And, leakage current between gate and source is much smaller. Under the voltage stress condition, TFT with ferroelectric compared to thin film has no influence on the voltage stress condition. From the results, we can estimate that TFT with ferroelectric has no interface trap. These phenomena give good results. Ferroelectric thin film can be applicable to TFT application such as HDTV display device.

#### REFERENCES

- [1] Michael Hack, "Physical models for amorphoussilicon TFT and their implementation in a circuit simulation program", IEEE ED., pp. 2764-2769, Dec, 1989.
- [2] Michael Hack and John G. Shaw, "A new model for amorphorous silicon TFT", j. Appl. Phys., pp.3371-3380, Oct., 1989.
- [3] S. Demichelis, "Thickness dependence of optical and electrical properties of thin a-Si:H films", Electrolava SPA Ita., pp.1-5, 1987.
- [4] M. Hoseisel, etcs, "Physical aspects of a-Si:H image Sensor", Non-crystal., Sol., pp.2430, 1987.
- [5] M. J. Thompson, S. Tomiyama, "Page width a-Si image Scanner Technology", SID digest, pp.259, 1989.



#### Chang-Wu Hur

Prof. Chang-Wu Hur received his B.S. degree in Electronic Engineering from Kwangwoon University in 1982 and M.S. and Ph.D. degrees in Electrical and Electronic Engineering from the Yonsei University in 1984 and 1991, respectively. From 1986

to 1994, he joined at LG Research Center, where he worked as Senior Member of Technical Staff. In 1994, he joined the department of Electronic and Information security Engineering, Mokwon University, Korea, where he is presently a associative professor. His research interest is in the area of VLSI and Display that includes ASIC design, Display technology and Wireless Communication design.



#### Jung-Tae Kim

Prof. Jung-Tae Kim received his B.S. degree in Electronic Engineering from Yeungnam University in 1989 and M.S. and Ph.D. degrees in Electrical and Electronic Engineering from the Yonsei University in 1991 and 1996, respectively. From 1991 to 1996, he

joined at ETRI, where he worked as Senior Member of Technical Staff. In 2002, he joined the department of Electronic and Information security Engineering, Mokwon University, Korea, where he is presently a professor. His research interest is in the area of Information security technology that includes Information security system design, Network security and crypto-processor design.