대한전기학회논문지:시스템및제어부문D (The Transactions of the Korean Institute of Electrical Engineers D)

대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

비트 레벨 정렬 알고리즘을 이용한 3${\times}$3 윈도우 가중 메디언 필터의 하드웨어 구현에 관한 연구

A Study on the Hardware Implementation of A 3${\times}$3 Window Weighted Median Filter Using Bit-Level Sorting Algorithm

  • 발행 : 2004.03.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we studied on the hardware implementation of a 3${\times}$3 window weighted median filter using bit-level sorting algorithm. The weighted median filter is a generalization of the median filter that is able to preserve :,harp changes in signal and is very effective in removing impulse noise. It has been successfully applied in various areas such as digital signal and video/image processing. The weighted median filters are, for the most part, based on word-level sorting methods, which have more hardware and time complexity, However, the proposed bit-serial sorting algorithm uses weighted adder tree to overcome those disadvantages. It also offers a simple pipelined filter architecture that is highly regular with repeated modules and is very suitable for weighted median filtering. The algorithm was implemented by VHDL and graphical environment in MAX＋PlusII of ALTERA. The simulation results indicate that the proposed design method is more efficient than the traditional ones.

키워드

참고문헌

  1. L.W. Chang and J.H. Lin 'Bit level systolic arrays for real time median filters', in Proc ICASSP, Vol. 3, pp. 1791 1794, Apr. 1990 https://doi.org/10.1109/ICASSP.1990.115836
  2. I. Hatirnaz, F.K. Gurkaynak and Y. Leblebici, 'A modular and scalable architecture for the realization of high-speed programmable rank-order filters', ASIC/SOC '99 Proceedings, pp. 382-386, 1999 https://doi.org/10.1109/ASIC.1999.806539
  3. I. Hatirnaz, Y. Leblebici, 'Scalable binary sorting architecture based on rank ordering with linear area-time complexity', 13th Annual IEEE International ASIC/SOC Conference, p.p 369 373, 2000 https://doi.org/10.1109/ASIC.2000.880766
  4. I. Hatirnaz, F.K. Gurkaynak and Y. Leblebici, 'A compact modular architecture for high-speed binary sorting', in Proc ICASSP, Vol. 6, pp. 3339 3342, 2000 https://doi.org/10.1109/ICASSP.2000.860115
  5. D.S. Richards, 'VLSI Median Filters', IEEE Trans. Acoust., Speech, Signal Processing, Vol. 38, pp. 145-153, Jan. 1990 https://doi.org/10.1109/29.45627
  6. C. Henning and T.G. Noll, 'Architecture and implementation of a bitserial sorter for weighted median filtering', IEEE Custom Integrated Circuits Conf., pp. 189 192, May, 1998 https://doi.org/10.1109/CICC.1998.694960
  7. Odeh, S., Shdaifat, I., Kahhaleh, B., Zabalawi, I., 'A fast weighted median filter architecture for image processing', '98 IEEE Proceedings Southeastcon., 24-26 Apr, 1998, p.p. 114 117 https://doi.org/10.1109/SECON.1998.673305
  8. K. Benkrid, D. Crookes, A. Benkrid, 'Design and Implementation of A Novel Algorithm for General Purpose Median Filtering On FPGAs', IEEE International Symposium on Circuits and Systems, Vol. 4, p.p 425428, 2002 https://doi.org/10.1109/ISCAS.2002.1010482
  9. K. Oflazar, 'Design and implementation of a single chip 1-D median filter', IEEE Trans. Acoust., Speech, Signal Processing, Vol. ASSP-31, pp. 1164 1168, Oct. 1983
  10. D.L. Lee and K.E. Batcher, 'A Multiway Merge Sorting Network', IEEE Trans. on Parallel and Distributed Systems, Vol. 6, No.2, pp. 211215, Feb. 1995 https://doi.org/10.1109/71.342136
  11. R. Kannan, D.S. Lee, K.Y. Lee, and H.F. Jordan, 'Optical TDM sorting networks for high-speed switching', IEEE Trans. Commun., Vol. 45, No. 6, pp. 723736, Jun 1997 https://doi.org/10.1109/26.592616
  12. A.A. Hiasat, 'Semi-custom VLSI chip implementation of a new two-dimensional separable median filtering algorithm', in Proc. ICECS 2001, Vol. 2, pp. 841-844, 2001 https://doi.org/10.1109/ICECS.2001.957605
  13. B.K Kar and D.K. Pradhan, 'A new algorithm for order statistic and sorting', IEEE Trans. on Signal Processing, Vol. 41, pp. 2688-2694, aug. 1993 https://doi.org/10.1109/78.229899
  14. K. Chen, 'An integrated bit-serial 9-point median chip', European Conf. on Circuit Theory and Design, pp. 339-343, Sep. 1989