References
- C.H. Yu and L.S. Kim, 'A hierarchical depth buffer for minimizing memory bandwidth in 3d rendering engine:depth filter', IEEE Proceedings of the 2003 International Symposium on Circuits and Systems, Vol. 2, pp 724-727, May, 2003 https://doi.org/10.1109/ISCAS.2003.1206076
- Inho. Lee, et al, 'A hardware-like highlevel language based environment for 3d graphics architecture exploration', IEEE Proceedings of the 2003 International Symposium on Circuits and Systems, Vol. 2, pp 512-515, May, 2003 https://doi.org/10.1109/ISCAS.2003.1206023
- S. Morein, 'ATI Radeon Hyper-Z technology', In Hot 3D Proceedings, Graphics Hardware Workshop 2000, Interlaken, Switzerland, August, 2000
- ATI Corporation, Radeon9700pro, 2002, http://www.ati.com/products/pc/radeon9700pro/index.html and http://www.ati.com/developer/techpapers.html
- W.C. Park, et al, 'A mid-texturing pixel rasterization pipeline architecture for 3D rendering processors', IEEE Proceedings of International Conference on Application-Specific Systems, Architectures and Processors, pp 173 - 182, July, 2002 https://doi.org/10.1109/ASAP.2002.1030717
- J. McCormack, R. McNamara, C. Gianos, L. Seiler, N. Jouppi, K. Correll, 'Neon: a single-chip 3D workstation graphics accelerator', Graphics Hardware Workshop 1998, pp 123-132, August, 1998 https://doi.org/10.1145/285305.285320
- L. Garber, 'The wild world of 3D graphics chips,' IEEE Computer, vol. 33, no. 9, pp 12-16, Sept, 2000 https://doi.org/10.1109/MC.2000.868692
- N. Greene, M. Kass and G. Miller, 'Hierarchical z-buffer visibility,'ACM Proceedings of SIGGRAPH', pp 231-238, Aug, 1993 https://doi.org/10.1145/166117.166147
- R. Kempf and C. Frazier, OpenGL reference manual, Addison Wesley, 1996