The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

Design of DSP Instructions and their Hardware Architecture for Reed-Solomon Codecs

Reed-Solomon 부호화/복호화를 위한 DSP 명령어 및 하드웨어 설계

  • 이재성 (한국전자통신연구원 컴퓨터시스템연구부) ;
  • 선우명훈 (아주대학교 전자공학부)
  • Published : 2003.06.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents new DSP (Digital Signal Processor) instructions and their hardware architecture to efficiently implement RS (Reed-Solomon) codecs, which is one of the most widely used FEC (Forward Error Control) algorithms. The proposed DSP architecture can implement various primitive polynomials by program, and thus, hardwired codecs can be replaced. The new instructions and their hardware architecture perform GF (Galois Field) operations using the proposed GF multiplier and adder. Therefore, the proposed DSP architecture can significantly reduce the number of clock cycles compared with existing DSP chips. It can perform RS decoding rate of up to 228.1 Mbps on 130MHz DSP chips.

본 논문은 오류 정정을 위해 가장 많이 쓰이는 알고리즘 중 하나인 RS (Reed- Solomon) 부호화 및 복호화를 DSP (Digital Signal Processor) 칩에서 효율적으로 구현할 수 있는 새로운 명령어 및 하드웨어 구조를 제안한다. 제안한 구조는 원시 다항식의 변경에 따라 하드웨어를 재 설계할 필요가 없이 DSP 상에서 프로그램으로 변경이 가능하여 다양한 원시 다항식을 구현할 수 있다. 새로운 명령어 및 하드웨어 구조는 유한체 곱셈기 및 가산기를 이용하여 유한체 연산을 수행한다. 따라서, 제안한 DSP 구조는 기존 DSP 칩과 비교하여 복호화 속도를 향상시킬 수 있다. 본 하드웨어 구조는 130MHz 동작 주파수를 갖는 DSP 칩에서 228.1 Mbps의 RS 복호화 성능을 갖는다.

Keywords

References

  1. IEEE Sixth International Symposium on Spread Spectrum Techniques and Applications v.2 Comparison of UTRA-FDD and cdma2000 with Intra- and Intercell Interface R.Machauer;A.Wiesler;F.Jondral
  2. Proc. Workship on SiGNAL Processing Systems (SiPS) Trends in compilable DSP Architecture J.Glossner;J.Moreno;M.Moudgill;J.Derby;E.Hokenek;D.Meltzer;U.Shvadron;M.Ware
  3. IEEE Trans. Comput. v.37 no.10 On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays H.M.Shao;I.S.Reed
  4. IEEE Trans. Comput. v.44 no.1 A Design of Reed-Solomon Decoder with Systolic-Array Structure K.Iwamura;Y.Dohi;H.Imai
  5. IEEE Trans. Comput. v.C-34 no.5 A VLSI Design of a Pipeline Reed-Solomon Decoder H.M.Shao;T.K.Truong;L.J.Deutsch;J.H.Yuen;I.S.Reed
  6. IEEE Trans. Circuit Syst. Video Technol. v.7 no.6 An Area-Efficient Pipelined VLSI Architecture for Decoding of Reed-Solomon Codes Based on a Time-Domain Algorithm J.M.Hsu;C.L.Wang
  7. Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'2000) v.5 VLSI Architecture for Decoding of Reed-Solomon Decoder Architectures H.H.Lee;M.L.Yu;L.Song
  8. Texas Instruments Inc., Dallas, TX, Appl. Rep. SPRA686 Reed Solomon Decoder: TMS320C64x Implementation J.Sankaran
  9. Motorola Semiconductors Inc., Denver, CO, Appl. Rep. AN1841/D Reed-Solomon Decoding on the StarCore Processor D.Taipale;I.E.Scheiwe;T.M.Redheendran
  10. Proc. IEEE Workshop Signal Processing Systems Design of DSP instructions and their hardware architecture for a Reed-Solomon CODEC Jae S.Lee;Myung H.Sunwoo
  11. 특허 출원 번호 제10-2001-0022427 리드-솔로몬 부호화 및 복호화를 위한 프로그램머블 프로세서의 유한체 연산기 회로 및 연산방법 선우 명훈;이재성
  12. Norwel, Mass Error-control Coding for Data Networks I.S.Reed;X.Chen
  13. Error Control Coding: Fundamentals and Applications S.Lin;D.J.Costello,Jr.
  14. Channel Coding for Telecommunications M.Bossert
  15. Reed-Solomon Codes and Their Applications S.B.Wicker;V.K.Bhargava
  16. Error Control Systems for Digital Communication and Storage S.B.Wicker
  17. SC140 DSP Core Reference Manual Motorola Semiconductors Inc. Denver, CO
  18. C6000 Benchmark [Online]. Available: http://dspvillage.ti.com Texas Instruments, Inc.