

The Active Dissolved Wafer Process (ADWP) for Integrating single Crystal Si MEMS with CMOS Circuits

Karl J. Ma , Yogesh B. Gianchandani, and Khalil Najafi

Abstract—This paper presents a fabrication technology for the integration of single crystal Si microstructures with on-chip circuitry. It is a dissolved wafer technique that combines an electrochemical etch-stop for the protection of circuitry with an impurity-based etch-stop for the microstructures, both of which are defined in an n-epi layer on a p-type Si wafer. A CMOS op. amp. has been integrated with p⁺⁺ Si accelerometers using this process. It has a gain of 68 dB and an output swing within 0.2 V of its power supplies, unaffected by the wafer dissolution. The accelerometers have 3 μm thick suspension beams and 15 μm thick proof masses. The structural and electrical integrity of the fabricated devices demonstrates the success of the fabrication process. A variety of lead transfer methods are shown, and process details are discussed.

I. INTRODUCTION

In recent years the boron impurity-based dissolved wafer process has been repeatedly demonstrated as a powerful tool for forming single crystal Si microstructures in the thickness range of 2-20 μm.

Devices that have been fabricated with this technique include pressure sensors, tactile imagers, and neural probes [1]. Since the structural material is heavily boron doped single crystal Si (p⁺⁺ Si), this process is also attractive for resonant devices such as microgyroscopes because of the very high mechanical quality factors that can be achieved. Many of the devices that have been developed incorporate an insulating glass substrate to which the silicon microstructures are bonded. It is possible to incorporate circuitry in lightly doped regions in the vicinity of these p⁺⁺ Si microstructures by either surrounding it with a p⁺⁺ Si ring and timing the etch, or by patterning the backside of the wafer to terminate the etch on (111) planes outside circuit region. Although these methods have been used in the past [2, 3], they are inherently wasteful of area and impose restrictions upon the shape and size of the circuit blocks. The former approach requires a relatively wide p⁺⁺ Si guard ring to block lateral undercutting for the duration of the etch, whereas the latter results in 54° sidewalls for the protected region, which also have a significant lateral span. There exists a need, from both cost and performance considerations, to develop a nonrestrictive and efficient technology to combine circuitry with p⁺⁺ Si microstructures for integrated systems.

This paper reports on an alternative fabrication technology¹ to unify p⁺⁺ Si microstructures with on-chip circuitry (Fig. 1). This technology, henceforth referred to as the *active* dissolved wafer process (ADWP), has been used to integrate p⁺⁺ Si micro-accelerometers with a CMOS circuit for a switched capacitor readout. The circuit and the microstructure are both defined in the n-epi region of a p-type silicon substrate. The patterned Si surface is then electrostatically bonded to a glass wafer,

Manuscript received November 15, 2002; revised December 12, 2002.

Karl J. Ma and Khalil Najafi are with Center for Integrated Sensors and Circuits University of Michigan Ann Arbor, Michigan 48109, USA

Yogesh B. Gianchandani is with Corresponding author: EECS Bldg., 1301 Beal Ave., Univ. of Michigan, Ann Arbor, MI 48109-2122.

E-mail: Yogesh@umich.edu Tel: 734 615 6407

Fax: 734 763 9324

¹ Portions of this work have appeared in conference abstract form in [4].




Fig. 1 A device cross section representing the capabilities of the active dissolved wafer process (ADWP).




Fig. 2 Process flow sequence of ADWP: (a) anchor etch, p-well ion implant, oxide-masked deep boron diffusion; (b) field implant and oxidation, oxide-masked shallow boron diffusion, unmasked threshold implant and gate oxidation; (c) gate polysilicon, capacitor oxide and second poly, source and drain implants, CVD oxide and contact cut, metal etch, and LTO; (d) RIE through deep boron diffusion (optional); (e) inlay metal 2 pattern on glass wafer, groove glass, bond to Si and dissolve.

and immersed in EDP (ethylene diamine pyrocatechol) until the bulk of the wafer dissolves away. The microstructures are formed by virtue of the boron impurity etch-stop, and the circuitry is protected by the application of an anodic bias to the n-epi region to achieve an electro-chemical etch stop. Some electrical elements such as resistors or diodes may be integrated into each die to assist in electro-chemical etch-stop [5].

The key challenges for the ADWP include: (a) the transfer of leads between the Si microstructure, the circuit, and the glass substrate; (b) the incorporation of an effective electro-chemical etch-stop to terminate the wafer dissolution at the n-epi junction; (c) the protection of the circuit during the electrostatic bonding and the wafer dissolution. The fabrication technique that has been developed and the results that have been obtained are discussed in the next two sections.

II. FABRICATION

The particular process sequence described here is directed at microstructures with two thickness levels and circuits implemented in p-well CMOS technology. It should be noted, however, that many variations are possible and that the technological approach can be generalized. The fabrication sequence requires a minimum of 13 masks, and uses one glass wafer for the substrate and one silicon wafer for the circuit and the microstructure (Fig. 2).

The process begins by using one mask to inlay metal interconnect onto the glass substrate, which is then partially grooved along the scribe lines and kept aside while the silicon wafer is processed [6]. The silicon wafer is recessed in all areas except at the anchor points which will be used to attach it to the glass substrate. Following a p-well implant an oxide-masked deep boron diffusion is performed to define the thickest regions of the microstructures, such as the proof masses of accelerometers [3]. It also allows a front side electrical contact to the p-type silicon underlying the n-epi layer, which can be useful to some electro-chemical etch-stop methods [5]. The deep boron diffusion uses solid sources at 1175 °C for 16 hr., and it concurrently drives in the p-well. For circuits that require shallow p-wells, the order of these two steps can be reversed, performing a 10 hr. deep boron diffusion before implanting the p-well, and then simultaneously driving in both for an additional 6 hr. The field implant and the field oxidation are performed next, defining the active regions in the p-well and n-epi areas where the NMOS and PMOS transistors will be formed respectively. The deep boron doped areas are included in the active region, since the growth of a thick field oxide here would deplete the boron concentration at

the surface. The field oxidation has a high thermal budget, which is why it precedes the shallow boron diffusion that defines the suspension beams for the proof mass. It should be noted that the typical etch-stop thickness for the shallow and deep boron diffusions is 3 μm and 15 μm respectively. Following the shallow boron diffusion the sequence is similar to a standard CMOS process. An implant is performed to adjust the threshold voltages; the gate polysilicon is deposited, doped, and patterned; a 750 \AA thick layer of capacitor oxide is grown thermally; and the second polysilicon layer is deposited, doped and patterned. The source/drain regions are then implanted, and a 7000 \AA thick layer of CVD oxide is deposited. After this the contacts are patterned and 6000 \AA of Al is deposited, followed by a layer of low temperature oxide (LTO). The LTO plays an important role in ADWP: as will be explained later, it is the final line of defense between the circuitry and the silicon etchant in the wafer dissolution process. Thus it is patterned to cover the circuit but expose the microstructures. Small areas of it may be retained, however, to serve as bushings that help in reducing stiction in the wet release process.

At this point the silicon and glass wafers are electrostatically bonded together face-to-face. A metal ground plane on the glass substrate shields the circuitry from the high electric fields associated with this step. Lead transfer of signals between the silicon and glass is accomplished by allowing the Si anchors to partially overlap metal interconnect on the glass. (This issue is discussed in greater detail in the following section.) Other leads from the electro-chemical etch control elements on each die run, via wires routed within conduits on the silicon surface, to the edge of the silicon wafer where connections can be made to external apparatus. The conduits are defined by deep boron diffusion and sealed to the glass by anchors that border them. The circuitry is also similarly sealed off by a p^{++} Si anchor ring to reduce the access of the etchant into this area (Fig. 3). The glass-silicon sandwich is then immersed in the etchant to dissolve the p-type silicon wafer. Although a simple 2-terminal etch-stop may be adequate to protect the n-epi regions, the preferred approach is to use CECES [5], which provides automatic passivation on a die-by-die basis when the p-substrate is etched through. Its implementation is facilitated by a




Fig. 3 A schematic of device showing the sensor, the detection circuit and the resistor used to terminate the etch electro-chemically. Alternate lead transfer schemes are illustrated in Fig. 7.

single resistor integrated onto each die, as illustrated in Fig. 3. At the beginning of the etch the circuitry is completely sealed off from the etchant by an anchor ring that encircles the wafer and by individual anchor rings that surround the circuit on each die. Toward the end of the etch, however, when the p^{++} Si microstructures have been etched through, some etchant is able to get through the individual rings because they have holes in them to permit lead transfer. We find that the LTO provides adequate protection against the etchant for this short duration of time. In addition, the flow of the fresh etchant and reaction by-products is so heavily constrained in this region that the risk of damage is further reduced.

The MEMS fabricated by the process described above are defined purely by selective deep and shallow boron diffusions. As a result the beams and proof masses have curved sidewalls that are characteristic of the diffusion profiles. Straight sidewalls that are necessary for lateral sensing and drive can be defined by selectively performing a dry anisotropic etch (RIE) that traverses through the entire thickness of the deep boron diffusion [7]. This step requires an extra mask, and can be performed on the silicon wafer after all the other patterning steps are completed, i.e., just before it is bonded to the glass wafer. If multi-level microstructures are desired, the next Si wafer can be bonded to the glass substrate and re-immersed in the etchant at this point [6]. Otherwise, the dice are separated along the grooves in the glass substrate in preparation for wire bonding, etc.

III. EXPERIMENTAL RESULTS

Figure 4 shows a photomicrograph of the fabricated device with several microaccelerometers and a circuit region which is in the bottom right corner of the die. A front view of the circuitry is presented in Fig. 5.

The various microaccelerometers included on this mask set had differently designed suspensions. For all of the designs the suspension beams were 3 μm thick and the proof masses were 15 μm thick. The proof masses were perforated to reduce the squeeze film damping. The pick-off scheme was capacitive, with one electrode being the conductive silicon that constitutes the proof mass and the other electrode being metal inlaid on the glass substrate beneath it. The dimensions and characteristics of a typical design are listed in Table 1.

A two-stage CMOS op. amp. intended for use in a switched-capacitor readout was integrated with the accelerometers, along with some individual test transistors. The circuitry was characterized before the high voltage step of silicon-glass bonding, and once again after the dissolution of the silicon wafer. As shown in Table 2, the NMOS and PMOS threshold voltages changed by only about 20 mV, and the op. amp. gain

Table 1. Accelerometer specifications and measured performance characteristics.

| | |
|----------------------------|-------------------|
| mass dimensions (μm) | 690 x 690 x 14.7 |
| beam dimensions (per fold) | 700 x 24 x 2.8 μm |
| mass | 14.3 μgm |
| capacitor gap | 1.47 μm |
| C ₀ | 1.68 pF |
| Sensitivity | 1.2 %/g |
| Bandwidth | 75 Hz |

Table 2 CMOS op. amp. specifications before and after the dissolution of the p-substrate.

| Parameter | Before Etch | After Etch |
|-----------------|---------------|---------------|
| V _{Tn} | 0.93 V | 0.94 V |
| V _{Tp} | -0.69 V | -0.71 V |
| A ₀ | 69.8 dB | 68.2 dB |
| output range | -4.73 to 4.80 | -4.77 to 4.83 |
| offset voltage | 32 mV | 27 mV |




Fig. 4 Photomicrograph of a fabricated die, showing the backside of the circuit and several microaccelerometers on a glass substrate. The die size is approximately 3 mm x 4 mm.




Fig. 5 The front side of the on-chip circuitry, showing the CMOS op. amp., some discrete devices, and the lead-transfer anchors.

changed by less than 2 dB as a result of these process steps. Figure 6 shows that the op. amp. frequency response is also basically unaffected by the bonding and dissolution.

Lead Transfer

As mentioned before, one of the key challenges for the ADWP is the transfer of leads between the circuitry, the MEMS, and the glass substrate. For wire bonding while packaging, it is necessary of the signals to be transferred from the Si to the glass wafer. This can also be a method of lead transfer between the microstructures and the circuitry. In one approach the lead transfer points are junction isolated p⁺⁺ Si anchors within the n-epi regions, each of which has a contact to one signal on the integrated circuit and also partially overlaps an inlaid




Fig. 6 Open loop gain of the CMOS op. amp. before and after the dissolution of the p-substrate.




Fig. 7 Lead transfer schemes. (a) top left: signal is transferred through a junction isolated anchor; (b) top-right: signal is transferred through an oxide-isolated metal lead at the anchor; (c) bottom: air-bridge transfer between the microstructure and the circuit.




Fig. 8 Fabricated Si chip of second generation device before bonding to glass wafer, showing multiple lead transfer points on a single anchor achieved through oxide isolation of metal lines.



Fig. 9 Optical micrographs of fabricated air-bridge and other lead transfers. Post-dissolution view through glass substrate.

metal line on the glass substrate. This is schematically illustrated in Fig. 7a; a fabricated example is in Fig. 4. Unfortunately, since the anchors are junction isolated there is a large parasitic capacitance associated with this method, which can be very detrimental to some capacitive sensing schemes. In addition, the spatial density of lead transfers that can be achieved is limited by the minimum size of each anchor. An alternative approach, illustrated in Fig. 7b, allows the signal to remain electrically isolated from the anchor even though lead transfer takes place at the same location. It also permits several leads to be transferred at a single anchor, increasing the area efficiency. A fabricated example is shown in Fig. 8.

Lead transfer between the microstructures and circuitry may also be performed by another method. In particular, sensitive signals can be transferred using an air bridge (Fig 7c). This is implemented by simply routing the metal line on the silicon surface from the circuitry (which is ringed by p⁺⁺ Si anchors) to the MEMS over unprotected n-epi region that will be dissolved away [7]. The metal bridge is chemically protected and mechanically supported by a layer of LTO above it and the CVD oxide below it. A fabricated example is shown in Fig. 9. It should be noted that neither the high density lead transfer technique nor the air bridge require any additional masks.

IV. CONCLUSIONS

We have proposed an active dissolved wafer process

(ADWP) to integrate circuitry with p^{++} Si MEMS, and used it to fabricate microaccelerometers with an on-chip CMOS op. amp. The microaccelerometers have $15\ \mu\text{m}$ thick proof masses with $3\ \mu\text{m}$ thick suspension beams, whereas the op. amp. has a low frequency gain of 68 dB and an output swing within 0.2 V of the rails. Its performance and those of some test transistors in its vicinity was characterized before electrostatic bonding to the glass substrate and after the dissolution of the Si wafer. The threshold voltages of the transistors were changed by only 20 mV as a result of these steps. It is clear from the structural and electrical integrity of the fabricated devices that the ADWP is an effective technique for integrating circuitry with p^{++} Si MEMS. By circumventing the shape and size restrictions imposed on the circuit regions by integration methods that have been explored in the past, it widens the range of possible applications. In addition to integrating circuitry with p^{++} Si microstructures, it is possible to fabricate MEMS from lightly doped Si using this technology, obviating concerns of doping-induced stress effects.

ACKNOWLEDGEMENTS

The authors gratefully acknowledge Dr. M.W. Putty for LTO deposition. This work was funded by DARPA, National Science Foundation, and the Charles Stark Draper Laboratory, Inc.


REFERENCES

- [1] K.D. Wise, K. Najafi, "Microfabrication techniques for integrated sensors and microsystems," *Science*, 254, Nov. 29, 1991.
- [2] C.S. Sander, J.W. Knutti, J.D. Meindl, "A monolithic capacitive pressure sensor with pulse-period output," *IEEE Trans. on Electron Devices*, ED-27 (5), May 1980.
- [3] J. Ji, K.D. Wise, "An implantable CMOS analog signal processor for multiplexed microelectrode recording arrays," *Tech. Dig., IEEE Solid-State Sensor and Actuator Workshop*, Hilton Head, 1990, pp. 107-110.
- [4] Y.B. Gianchandani, K.J. Ma, and K. Najafi, "A CMOS dissolved wafer process for integrated p^{++} microelectromechanical systems," *Proc., IEEE International*

Conference on Solid-State Sensors and Actuators (Transducers '95), Stockholm, Sweden, June 1995, pp. 79-82.

- [5] K. Ma, K. Najafi, "A new capacitive electro-chemical etch-stop technique," *Proc. IEEE International Workshop on Micro Electro Mechanical Systems (MEMS) 1994*, Oiso, Japan, pp. 158-163.
- [6] Y.B. Gianchandani, K. Najafi, "Batch-assembled multi-level micromachined mechanisms from bulk silicon," *IOP Journal of Micromechanics and Microengineering*, vol. 2, pp. 80-85, 1992.
- [7] Y.B. Gianchandani and K. Najafi, "Scanning Thermal Profilers with Integrated Sensing and Actuation," *IEEE Transactions on Electron Devices*, 44 (11), Nov. 1997, pp. 1857-68.


Karl J. Ma completed his doctoral thesis in 1994 at the University of Michigan where the active dissolved wafer process was initially developed. He then joined Intel Corp. to explore the commercial applicability of MEMS techniques and contributed to several key high-speed silicon debug methodologies. Since 1998, he expanded into venture capital investing specializing in the areas of semiconductors, telecommunications, MEMS, nanotechnology, and distributed computing systems. Presently Karl operates the CopperTree Advisory Group, a technology business strategy consultancy. This group assists Fortune 50 technology companies in envisioning their product roadmaps particularly in the MEMS and "small technology" arenas.



Yogesh B. Gianchandani received the B.S., M.S., and Ph.D. degrees in electrical engineering in 1984, 1986, and 1994, respectively. He is presently with the EECS Department at the University of Michigan, Ann Arbor. Prior to this he was with the ECE Department at the University of Wisconsin, Madison. He has also held industry positions with Xerox Corporation, Microchip Technology, and other companies, working in the area of integrated circuit design. His research interests include all aspects of design, fabrication, and packaging of micro-machined sensors and actuators and their interface circuits.

Prof. Gianchandani received the National Science Foundation Career Award in 2000. He serves on the editorial boards of *Sensors and Actuators*, *IOP Journal of Micromechanics and Microengineering*, and *Journal of Semiconductor Technology and Science*. He also serves on the steering and technical program committees for the IEEE International Conference on Micro Electro Mechanical Systems (MEMS), and served as a

General Co-Chair for this meeting in 2002.



Khalil Najafi (S '84, M '86, SM '97, F'00) was born in 1958. He received the B.S., M.S., and the Ph.D. degree in 1980, 1981, and 1986 respectively, all in Electrical Engineering from the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor. From 1986-1988

he was employed as a Research Fellow, from 1988-1990 as an Assistant Research Scientist, from 1990-1993 as an Assistant Professor, from 1993-1998 as an Associate Professor, and since September 1998 as a Professor and the Director of the Solid-State Electronics Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan. His research interests include: micromachining technologies, solid-state micromachined sensors, actuators, and MEMS; analog integrated circuits; implantable biomedical microsystems; hermetic micropackaging; and low-power wireless sensing/actuating systems.

Dr. Najafi was awarded a National Science Foundation Young Investigator Award from 1992-1997, was the recipient of the Beatrice Winner Award for Editorial Excellence at the 1986 International Solid-State Circuits Conference, of the Paul Rappaport Award for co-authoring the Best Paper published in the IEEE Transactions on Electron Devices, and of the Best Paper Award at ISSCC 1999. In 2001 he received the Faculty recognition Award, and in 1994 the University of Michigan's "Henry Russel Award" for outstanding achievement and scholarship, and was selected as the "Professor of the Year" in 1993. In 1998 he was named the Arhtur F. Thurnau Professor for outstanding contributions to teaching and research, and received the College of Engineering's Research Excellence Award. He has been active in the field of solid-state sensors and actuators for more than eighteen years, and has been involved in several conferences and workshops dealing with solid-state sensors and actuators, including the International Conference on Solid-State Sensors and Actuators, the Hilton-Head Solid-State Sensors and Actuators Workshop, and the IEEE/ASME Micro Electromechanical Systems (MEMS) Conference. Dr. Najafi is the Editor for Solid-State Sensors for IEEE Transactions on Electron Devices, Associate Editor for IEEE Journal of Solid-State Circuits, and an Associate Editor for the Journal of Micromechanics and Microengineering, Institute of Physics Publishing. He is a Fellow of the IEEE.