

Fabrication of Micro-inductor and Capacitor For RF MEMS Applications

Bek-Hee Cho, Jae-Ho Lee, Young-Ho Bae, Chan-Sub Cho,
and Jong-Hyun Lee

Abstract— In this paper, we present the fabrication of tunable capacitors and 3-dimensional inductors. This work was related to fabricated 3-dimensional device for need of micro device in developing new intelligence age. This device was fabricated by electroplating used electroplating PR and high-vacuum evaporation of metal. Fabricated micro-inductor is consisted of air-bridge on electroplating rod and electroplated core. Micro-capacitor is consisted of thin metal membrane and electroplated core. Electroplating material is used Cu metal solvent. Air-gap between metal-layers function as almost perfect isolation layer. The most advantage of our micro-inductor and micro-capacitor compared to present device is a possibility that can fabricate on RF MEMS(microelectro-mechanical systems) application with high performance and various function. In this paper, we present the fabrication of tunable capacitors and 3-dimensional inductors. This work was related to fabricated 3-dimensional device for need of micro-device in developing new intelligence age. This device was fabricated by electroplating used electroplating PR and high-vacuum evaporation of metal. Fabricated micro-inductor is consisted of air-bridge on electroplating rod and electroplated core. Micro-capacitor is consisted of thin metal membrane and electroplated core. Electroplating material is used Cu metal solvent. Air-gap between metal-layers function as almost

perfect isolation layer. The most advantage of our micro-inductor and micro-capacitor compared to present device is a possibility that can fabricate on RF MEMS application with high performance and various functions.

Index Terms — RF MEMS, Inductor, Capacitor.

I. INTRODUCTION

Nowadays RF active and passive devices have been developed. Using these devices, satellite communication, mobile phone, data communication, local area network and satellite broadcasting etc. have been grown rapidly. For these applications, present devices tend to be minimized, low-powered and low-cost. Also standard passive devices, resistor, capacitor and inductor are tried to integrate. ^{[1][2]} Resistor of these passive devices is succeeded to integrate already. But RF application inductor and capacitor have many problems to integrate. So many researchers are studying in these devices. It is effect that micro-inductor is fabricated 3-dimensionally for its hysteresis. If inductor is integrated, inductor is able to include in one-chip without extra-interface. It is important that it is realized desired inductance and Q-factor for integration and one-chip packaging of inductor. Because present inductor is fabricated by individual packaging, it is had defect that interface problem, low efficiency and high cost. ^{[3][4]} In case of capacitor, conventional capacitor has been made use of capacitance variation with respect to air-gap variation using PN structure, MOS structure etc. But these capacitance

Manuscript received January 2, 2002; revised June 12, 2002.

Young Ho Bae are with School of Electronic Engineering, Uiduk University

(e-mail : cbh@palgong.knu.ac.kr)

Chan Sub Cho are with School of Electronic and Electrical Engineering, Sangju National University, School of Electrical Engineering and Computer Science, Kyungpook National University.




Fig. 1. Designed micro-inductor.




Fig. 2. The mask layout of 3-Dimensional micro-inductor (a) Basic metal line define (b) 1st electroplating define (c) Core insertion define (d) 2nd electroplating define (e) Air-bridge define (f) Basic metal line removal define.

variations are required very high driving voltage and are controlled difficultly. So conventional capacitor is applied to limited electrical area. In particular, conventional capacitor isn't able to apply in accordance with a few MHz to a few GHz. Parallel-plate capacitor using metal thin film is effectively for RF region applications. [5][6]

For solving problems of above representation, in this paper, 3-dimensional inductor and variable capacitor is fabricated using MEMS technology. In point of 3-dimensional structure, insulating-developed solenoid

inductor is fabricated with air-gap between metal lines. After metal evaporating on silicon wafer Cu metal layer is formed using Cu electroplating. For efficiency of inductor core is inserted and finally using air-bridge forming method micro-inductor is fabricated. Also using MEMS technology and Cu electroplating with low-resistivity variable capacitor is fabricated with CPW(coplanar waveguide) for RF communication network. Signal line of CPW is used to lower electrode of capacitor and upper electrode of capacitor with Cu electroplating is made. So applied voltage between




Fig. 3. The fabrication flow chart of micro-inductor.

electrodes is affected displacement of upper electrode. An according with its displacement, distance of electrodes and capacitance is varied. Thus, capacitance of variable capacitor is tested and analyzed with respect to applied voltage.

II. DESIGN AND EXPERIMENT OF PROPOSED DEVICES

A. Micro-inductor

Fig. 1 is proposed inductor shape for desired characteristics. It has 50 μm width of bottom metal line, 30 μm width of metal bridge, 20 μm height of electroplating post for reinforcement of physical strength. Fig. 2 is the mask layout of 3-dimensional micro-inductor and include basic metal line define (2-a), 1st electroplating define (2-b), core insertion define (2-c), 2nd electroplating define (2-d), air-bridge define (2-e), basic metal line removal define (2-f). it is designed that height of micro-inductor has 40 μm height when be fabricated. Metal line between inductor devices for Cu electroplating is removed in final process and gap between metal layers is consist of air-gap for insulating-development. Fig. 3 is the drawing of fabrication flow

chart of 3-dimensional micro-inductor and Fig. 4 is the drawing of cubic fabrication process. First N-type (100) silicon wafer is oxidized due to develop insulating between device and silicon substrate. Insulating between device and silicon substrate is very important for performance of device. After initial cleaning silicon wafer, Ni-Cr and Au are evaporated on front side of silicon wafer with In-situ method. With this silicon wafer, PR spin coating is done, UV light is exposed and Au/Ni-Cr is etched. Using electroplating PR, area which will be electroplated is defined and 20 μm height of Cu film is shaped by Cu electroplating. And then Au film is evaporated again for core forming. For obtaining thick core metal, electroplating is performed again. Repeatedly Cu electroplating is performed and Au air-bridge film is evaporated. Cu electroplating is performed again for reinforcement of physical strength of air-bridge. Because the rate of expansion of metal film on PR is different to that of PR, it is easy to crack when thermal evaporating. For solve this thermal problem, it must be get rid of humidity of PR. It is required additional mask that remove inserted metal lines because of metal lines for electroplating. In this process, because height of device is over 40 μm , thickness of PR is over 40 μm for one spin-coating process. So UV light expose is taken very




Fig. 4. The cubic fabrication process of micro-inductor. (a) Basic metal line Fab. (b) 1st electroplating & Core Fab. (c) 2nd electroplating. (d) Air-bridge Fab.




Fig. 5. Proposed variable capacitor.

long time and in this paper we take 300 seconds for UV light expose with electroplating PR. As result of above process 3-dimensional micro-inductor is fabricated. At final process PR is removed for air-gap between metal lines.

B. Micro-capacitor

Fig. 5 is the designed variable capacitor that is proposed in this paper. And designed variable capacitor has 4 beam of $30\ \mu\text{m} \times 95\ \mu\text{m}$ area and 1 membrane of $200\ \mu\text{m} \times 200\ \mu\text{m}$ area. Membrane, as say above, is

behaved like upper electrode and CPW is behaved like lower electrode for MMIC applications. Also designed capacitor has $200\ \mu\text{m} \times 700\ \mu\text{m}$ signal line, $400\ \mu\text{m} \times 700\ \mu\text{m}$ ground line and $50\ \mu\text{m}$ distance between signal line and ground line. Fig. 6 is the mask layout for fabrication of variable capacitor and include basic metal line define (6-a), PR process define for 1st Cu electroplating (6-b), Cr removal define between signal line and ground line (6-c), $\text{Si}_3\text{N}_4/\text{Au}$ pattering define for maximum capacitance (6-d), 2nd Cu electroplating define for making of air-gap between upper electrode and lower electrode (6-e), Au metal layer define for Cu




Fig. 6. The mask layout of variable capacitor (a) Basic metal line define (b) 1st electroplating define (c) The removal of Cr between electrode (d) $\text{Si}_3\text{N}_4/\text{Au}$ pattern define (e) 2nd electroplating define (f) Au metal layer define (g) 3rd electroplating define.

electroplating of upper electrode (6-f), 3rd Cu electroplating (6-g). Fig. 7 represent the fabrication flow chart of variable capacitor and Figure 8 represent the fabrication process of variable capacitor in side-view. It is used that Corning 1737 glass substrate has $500\ \mu\text{m}$ thickness for insulating characteristics and lowering substrate loss. After initial cleaning of Corning 1737 glass substrate, glass substrate is evaporated Cr with $400\ \text{\AA}$ thickness and Au with $1300\ \text{\AA}$ thickness in-situ. After Lower electrode is formed by lithography method and Au selective removal, lower electrode is defined by AZ 1512 PR lithography. $1.5\ \mu\text{m}$ Cu electroplating layer is obtained by that during 450 seconds current of 5 mA is flowed to sample in copper sulfate solvent. Cr film on substrate between signal line

and ground line is removed selectively for preventing of needless electroplating. After Si_3N_4 with $3500\ \text{\AA}$ thickness is deposited by PECVD instrument for preventing of electric short between upper electrode and lower electrode, Au with $3500\ \text{\AA}$ thickness is evaporated by thermal evaporator and then Au film is removed by Au etchant. Area which Cu electroplating will be performed is defined for air-gap of capacitance variation using electroplating PR and $2\ \mu\text{m}$ Cu electroplating post is formed by that during 300 seconds current of 5 mA is flowed to sample in copper sulfate solvent. Au film is deposited by thermal evaporator. And $0.5\ \mu\text{m}$ Cu electroplating film is performed on Au film with 120 seconds. After 3rd Cu electroplating, PR is removed for air-gap between metal layers. Finally




Fig. 7. The fabrication flow chart of variable capacitor.




Fig. 8. The fabrication process of variable capacitor (a) Basic metal line Fab. (b) 1st electroplating & Cr removal (c) Si₃N₄/Au evaporation (d) 2nd electroplating (e) 3rd electroplating (f) PR removal.

through the above processing, variable capacitor is fabricated.

III. EXPERIMENT RESULT

A. SEM analysis of proposed devices

Fig. 9, 10 and 11 represent unit process of fabrication of 3-dimensional micro-inductor. Fig. 9 is SEM photography after UV exposure with electroplating PR. Height of electroplating PR is 20 times height of general PR. Thus electroplating PR is required to control aspect ratio. In this paper, aspect ratio of PR is 5. Fig. 10 and 11 represent SEM photography of air-bridge. It is performed Cu electroplating $5\ \mu\text{m}$ in figure 10, $1\ \mu\text{m}$ in Fig. 11 respectively for reinforcement of physical strength of air-bridge. An air-bridge of figure 10 and 11 has $400\ \mu\text{m}$ length with air-gap between metal layers. Fig. 12 is SEM photography of unit process of core insertion and core has a $400\ \mu\text{m} \times 1000\ \mu\text{m}$ area. Figure 13 is SEM photography of fabricated 3-dimensional micro-inductor. Fig. 14 present SEM photography of variable capacitor in view of front side and Variable capacitor has four beam of $30\ \mu\text{m} \times 95\ \mu\text{m}$ area and upper electrode of $200\ \mu\text{m} \times 200\ \mu\text{m}$ area.




Fig. 9. The SEM photograph after exposure of electroplating PR.



Fig. 10. The SEM photograph after fabrication of air-bridge.




Fig. 11. The SEM photograph after fabrication of Cu thin film.




Fig. 12. The SEM photograph of fabricated core.




Fig. 13. The SEM photograph of 3-dimensional micro-inductor




Fig. 14. The SEM photograph of fabricated variable capacitor.

B. Electric characteristics of proposed devices

For analyze characteristics of fabricated 3-dimensional micro-inductor, it is used HP4194A impedance/gain-phase analyzer. Gain and phase shift of micro-inductor is tested with variation of 10Hz to 100MHz frequency. Fig. 15 represent SEM photograph of tested micro-inductor with HP4194A impedance/gain-phase analyzer. For test of capacitance of variable capacitor with respect to applied voltage, it is used HP4280A C-V instrument. Fig. 16 represent drawing of capacitance variations with respect to applied voltage and represent calculated value and measured value respectively. Measured capacitance is changed between 1.367 pF~2.245 pF when voltage apply 0 V~42 V and change ratio of capacitance is shown by 64.2%.




Fig. 15. View of HP4194A impedance/gain-phase analyzer in testing.




Fig. 16. The measured capacitance with respect to voltage.

IV. CONCLUSION


In this paper, it is proposed that method of fabrication of 3-dimensional micro-inductor and variable capacitor

using MEMS technology and Cu electroplating technique. Micro-inductor and variable capacitor are fabricated on N-type silicon wafer and Corning 1737 glass substrate respectively. Two devices are made with repeated general lithography, Cu electroplating and metal evaporating process. First we established relation between Cu electroplating time and Cu electroplating current and perform an experiment of electroplating PR with UV exposure time. The proposed inductor has 1 mm width, 1 mm length and 30 μm height. Moreover proposed capacitor has 200 μm × 700 μm signal line, 400 μm × 700 μm ground line and 50 μm distance between lines. It is used that HP4194A impedance/gain-phase analyzer and oscilloscope for measurement of micro-inductor. And it is obtained voltage gain and phase shift of micro-inductor in test. Besides fabricated variable capacitor is measured with HP 4280A C-V instrument. When voltage between electrodes of capacitor change 0 V ~ 42 V, capacitance of capacitor has 1.367 pF~2.245 pF change ratio.

Now we are researching an experiment that fabricate both inductor and capacitor on one substrate with development of RF MEMS application resonator, filter etc.

REFERENCES

- [1] M. Park "High Q CMOS-compatible microwave inductors using double metal interconnection silicon technology" *IEEE Microwave&Guided wave Letters* Vol. 7 No. 2 pp. 45-47 Feb,1997.
- [2] B.Ziaie *Proceedings 7th Int, Conf, on Solid Stats Sensors & Actuators, Yokohama, Japan* pp. 450-453, June,1993.
- [3] L.A Glasser *IEEE Journal of Solid-State Circuits*, Vol.24, No.4 pp. 1146-1149, Aug. 1989.
- [4] J. N. Burghartz, M. Soyuer, K. A. Jenkins and M. D. Hulvey, "High-Q inductors in Standard Silicon Interconnect Technology and its Application to an Integrated RF power Amplifier" in *IEDM Tech, Dig.*, pp. 1015-1017.
- [5] Aleksander Dec, Ken Suyama, "Micromachied Electro-Mechanically Tunable Capacitors and Their Applications to RF IC's", *IEEE transactions on microwave theory and techniques*, Vol. 46 No. 12, december 1998.
- [6] Alecksnader Dec, Ken Suyama "Microwave MEMS-Based Voltage-Controlled Oscillators", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 48, No. 11, November 2000.




Bek-Hee Cho was born in Sangju city, Kyungpook, Korea on 1975. He attended Sangju National University where he received the Bachelor in 1998 and Kyungpook National University (KNU) where he received the Master of Engineering in Electronics in 2000, respectively. He is now a candidate Ph.

D at School of Electronic Engineering, KNU.



Jae-Ho Lee was born in Ulsan, Korea on 1961. He attended Uiduk University where he received the Bachelor in 2000 and Kyungpook National University (KNU) where he received the Master of Engineering in Electronics in 2002, respectively. He got a job in Comtecs Inc. in 2002.



Young-Ho Bae was born in Taegu, Korea on 1961. He attended Kyungpook National University (KNU) where he received the Bachelor, the Master of Engineering and Ph. D in Electronics in 1985, 1987, 1992, respectively. He joined the School of Electronic & Electrical Engineering at Uiduk University in 1988

and he is now professor.



Chan-Sub Cho was born in Taegu, Korea on 1964. He attended Kyungpook National University (KNU) where he received the Bachelor, the Master of Engineering and Ph. D in Electronics in 1988, 1990, 1994, respectively. He joined the School of Electronic & Electrical Engineering at Sangju National

University in 1995 and he is now professor.



Jong-Hyun Lee was born in Taegu, Korea on 1949. He attended Kyungpook National University (KNU) where he received the Bachelor and the Master of Engineering in Electronics in 1972, 1976, respectively. He was awarded his **Docteur d'Ingenieur** in electronics from ENSERG-INP, Grenoble, France, in 1981.

He joined the School of Electronic & Electrical Engineering at KNU, in 1982, where he taught courses in semiconductor physics, electronic devices, integrated circuits fabrication process, and electronic materials. Between 1994 and 1997 he has served as director of the school, and he is now professor.