Journal of the Korea Society for Simulation (한국시뮬레이션학회논문지)

The Korea Society for Simulation (한국시뮬레이션학회)
권호 표지

Modeling and Performance Evaluation of Multistage Interconnection Networks with USB Scheme

USB방식을 적용한 MIN 기반 교환기 구조의 모델링 및 성능평가

  • 홍유지 (성균관대학교 정보통신공학부) ;
  • 추현승 (성균관대학교 정보통신공학부) ;
  • 윤희용 (성균관대학교 정보통신공학부)
  • Published : 2002.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

One of the most important things in the research for MIN-based switch operation the management scheme of network cycle. In the traditional MIN, when the receving buffer module is empty, the sell has to move forward the front-most buffer position by the characteristic of the conventional FIFO queue. However, most of buffer modules are almost always full for practical amount of input loads. The long network cycle of the traditional scheme is thus a substantial waste of bandwidth. In this paper, we propose the modeling method for the input and multi-buffered MIN with unit step buffering scheme, In spite of simplicity, simulation results show that the proposed model is very accurate comparing to previous modeling approaches in terms of throughput and the trend of delay.

Keywords

References

  1. IEEE Trans. on Computers v.C-29 On a class of Multistage Interconnection Networks C.L. Wu;T.Y. Feng
  2. Computer Networks and ISDN Systems v.24 The ATM-Asynchronous Transfer Mode H. Rudin
  3. 991 Int'l Symp. on Applied Computing A Local Blocking Scheme for Performance Enhancement of MINs H.Y. Youn;C. Chevli
  4. IEEE Trans. on Commun. v.47 no.4 Performance Enhancement of Multistage Interconnection Networks with Unit Step Buffering H. Y. Youn;H. Choo
  5. IEEE Trans. on Computers v.c-30 Analysis and simulation of buffered delta networks D.M. Dias;J.R. Jump
  6. IEEE J. Select. Areas Commun. v.SAC-3 Performance analysis of a packet switch based on single-buffered banyan network Y.C. Jenq
  7. IEEE Trans. on Computers v.c-39 Performance analysis of multibuffered packet-switching networks in multiprocessor system s H.S. Yoon;K.Y. Lee;M.T. Liu
  8. IEEE Trans. on Commun. v.c-39 Performance analysis of buffered banyan networks T.H. Theimer;E.P. Rathgeb;M.N. Huber
  9. Proc. Third IEEE Symp. on Parallel and Distributed Processing Performance analysis of single-buffered multistage interconnection networks S.H. Hsiao;C.Y.R. Chen
  10. IEEE Trans. on Computers Performance Analysis of Finite Buffered Multistage Interconnection Networks Y. Mun;H.Y. Youn
  11. Proc. Int'l. Conf on Parallel Processing Performance evaluatin of multistage interconnection networks with finite buffers J. Ding;L.N. Bhuyan
  12. IEEE Trans. on Parallel and Distributed Systems On Multistage Interconnection Networks with Small Clock Cycles H.Y. Youn;Y. Mun
  13. 정보처리 학회 논문지 MIN기반 교환기구조를 분석하기 위한 간단한 근사화 방법 연구 최원제;추현승;문영성
  14. ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems Performance Analysis of Finite-Buffered Multistage Interconnection Networks with a General Traffic Pattern T. Lin;L. Kleinrock
  15. ISCA 15th Int'l Conf. on Computers and Their Applications Analytical Approaches for Modeling characterized MIN W. Choi;H. Choo;S-M. Yoo