ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

A Modified Dynamic Weighted Round Robin Cell Scheduling Algorithm

  • Received : 2001.04.12
  • Published : 2002.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose the modified dynamic weighted round robin (MDWRR) cell scheduling algorithm, which guarantees the delay property of real-time traffic and also efficiently transmits non-real-time traffic. The proposed scheduling algorithm is a variation of the dynamic weighted round robin (DWRR) algorithm and guarantees the delay property of real-time traffic by adding a cell transmission procedure based on delay priority. It also uses a threshold to prevent the cell loss of non-real-time traffic that is due to the cell transmission procedure based on delay priority. Though the MDWRR scheduling algorithm may be more complex than the conventional DWRR scheme, considering delay priority minimizes cell delay and decreases the required size of the temporary buffer. The results of our performance study show that the proposed scheduling algorithm has better performance than the conventional DWRR scheme because of the delay guarantee of real-time traffic.

Keywords

References

  1. 22nd IEEE Conf. on Local Computer Networks (LCN’97) An Efficient Scheduling Mechanism Using Multiple Thresholds for Multimedia Traffic in ATM Switching Nodes Jeong, Tae-Il;Jeong, Jae-Ho;Kim, Sung-Jo
  2. ATM Forum Traffic Management Specification Version 4.0
  3. Reference Queue Tracking Strategies for Delay Guarantees in ATM Networks;Tech. Rep. CWC-08, Centre for Wireless Communications Vishnu, M.;Mark, J.W.
  4. Survey of Traffic Control Protocol in ATM Networks;IEEE Globecomm 300.1.1 Bae, J.J.;Suda, T.
  5. IEEE Network Magazine Congestion Control and Prevention in ATM Networks Hong, D.;Suda, T.
  6. ETRI J. v.24 no.1 Flow-Based Admission Control Algorithm in the DiffServ-Aware ATM-Based MPLS Network Lee, G.M.(et al.)
  7. HOL-EDD:A Novel Service Scheduling Scheme for ATM Networks Vishnu, M.;Mark, J.W.
  8. Proc. of IEEE Globecomm ’96 v.3 Performance Analysis of Per-VC Queuing Archambault, S.
  9. ACM Trans. on Computer Systems v.9 no.2 Virtualclock: A New Traffic Control Algorithm for Packet Switched Networks Zhang, L.
  10. Internet Research and Experience v.1 Analysis and Simulation of a Fair Queuing Algorithm Demers, S.;Keshav, A.;Shenker, S.
  11. Proc. of IEEE INFOCOM A Self-Clocked Fair Queuing Scheme for Broadband Applications Golestani, S.J.
  12. ETRI J. v.22 no.3 Rate Proportional SCFQ (RP-SCFQ) Algorithm for High-Speed Packet-Switched Networks Choi, B.H.(et al.)
  13. IEEE J. of Selected Areas in Comm. v.9 no.8 Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip Katevenis, M.(et al.)
  14. Globecomm ’95 A Cell Scheduling Algorithm for VBR Traffic in an ATM Multiplexer Chiung-Shien;Ma, Gin-Kou;Lin, Bao-Shuh P.
  15. IEICE Trans. Comm. v.E81 no.5 Performance Analysis of Weighted Round Robin Cell Scheduling and its Improvement in ATM Networks Hideyuki Shimonishi;Hiroshi Suzuki
  16. Proc. IEEE Globecomm ’96 Improved Dynamic Weighted Cell Scheduling Algorithm Based on Earliest Deadline First Scheme for Various Traffics of ATM Switch Lee, Sung-Won;Cho, Dong-Ho;Park, Yong-Ki
  17. IEEE J. on Selected Area in Comm. v.9 no.8 Weighted Round-Robin Cell Multiplexing in a General Purpose ATM Switch Chip Katevenis, M.;Sidiropoluos, S.;Courcoubetis, C.
  18. Proc. of the Conf. on Computer Communications (IEEE INFOCOM) Performance Analysis of a Hybrid Priority Control Scheme for Input and Output Queuing ATM Switches Lee, Jae-Yong;Kim, Young-Han
  19. IEEE Globecomm ’94 Tutorial 7: ATM Architecture and Performance Flow and Admission Control of ON-OFF sources in High Speed Networks Sohraby, K.
  20. ETRI J. v.22 no.4 Estimation and Prediction-Based Connection Admission Control in Broadband Satellite Systems Jang, Y.M.(et al.)