

A Novel Process for Fabricating High Density Trench MOSFETs for DC-DC Converters

Jongdae Kim, Tae Moon Roh, Sang-Gi Kim, Il-Yong Park, Yil Suk Yang, Dae-Woo Lee, Jin-Gun Koo, Kyoung-Ik Cho, and Young Il Kang

We propose a new process technique for fabricating very high-density trench MOSFETs using 3 mask layers with oxide spacers and a self-aligned technique. This technique reduces the device size in trench width, source, and p-body region with a resulting increase in cell density and current driving capability as well as cost-effective production capability. We were able to obtain a higher breakdown voltage with uniform oxide grown along the trench surface. The channel density of the trench DMOSFET with a cell pitch of 2.3–2.4 μm was 100 Mcell/in² and a specific on-resistance of 0.41 m Ω -cm² was obtained under a blocking voltage of 43 V.

I. INTRODUCTION

Power MOSFETs are an important class of discrete devices used in a variety of power conversion applications for a voltage range of below 200 V, because they have low conduction power loss, high input impedance, and high switching speed [1]-[4]. The increasing popularity of power MOSFETs has led to greater efforts to try to reduce their specific on-resistance, to minimize die sizes, and to reduce cost, especially for low voltages of less than 50 V. This has been largely driven by the increasing demand for portable electronics, such as personal computers and cellular telephones, with high performance, small size, and extended battery life [5].

To optimize the power handling capability for a specified breakdown voltage rating and on-state resistance, it is essential to increase the cell packing density of a power semiconductor device. This has resulted in devices that have very high cell and current densities. The Double diffused MOS (DMOS) transistor has reached a level of development where further increases in the cell densities do not improve the performance significantly. However, the DMOS transistor with a trench gate structure does not suffer from the same limitations as those of the DMOS, and its potential suggests that it will become the dominant technology.

Non-planar power MOSFETs with trench gate structures are known to provide high cell packing densities. In addition to an increased cell packing density, the MOS gates formed along the etched silicon regions result in a reduced on-state resistance per unit cell because they lack the JFET pinching resistance normally present in a silicon DMOSFET structure [1]. Numerous advances in the cell density and fabrication process of trench technology have been reported [6]-[11]. Recent

Manuscript received Jan. 11, 2002; revised May 8, 2002.

Jongdae Kim (phone: +82 42 860 6410, e-mail: jdkim@etri.re.kr), Tae Moon Roh (e-mail: tmroh@etri.re.kr), Sang-Gi Kim (e-mail: sgkim@etri.re.kr), Il-Yong Park (e-mail: iypark71@etri.re.kr), Yil Suk Yang (e-mail: ysyang@etri.re.kr), Dae-Woo Lee (e-mail: leedw@etri.re.kr), Jin-Gun Koo (e-mail: jgkoo@etri.re.kr), Kyoung-Ik Cho (e-mail: kicho@etri.re.kr), and Young Il Kang (e-mail: yikang@etri.re.kr) are with Basic Research Laboratory, ETRI, Daejeon, Korea.

advances in the anisotropic etching of silicon using a reactive ion plasma provide a means for the controlled formation of silicon etch regions with cell packing densities suitable for VLSI. Despite the high cell density and low on-resistance, the reported device structure made by the conventional fabrication methods have some limitations on further reducing the cell size because of process complexity.

This paper reports on the results we obtained from an extensive theoretical and experimental investigation of low on-resistance power MOSFETs fabricated by our novel scaled fabrication method. To achieve our results, we used a simplified process technique, oxide spacers, and self-aligned techniques [12] in developing the high performance trench gate power MOSFETs.

II. DEVICE DESIGN AND FABRICATION

Figure 1 shows the cross section views of the proposed trench gate DMOSFET structure. In order to minimize the channel resistance, we sought to achieve a very high channel density by using a cellular design topology with a micron trench width and a cell pitch of 2.4 μm . The the proposed trench is less than half the size of a conventional trench, which has a cell pitch of 6.0 to 7.0 μm , because the new fabrication process shrinks the device size by a factor of 3.

The process sequence for fabricating trench DMOSFETs using 3 mask layers (trench, poly, and metal mask) is illustrated in Fig. 2. A phosphorus-doped silicon layer was epitaxially grown on top of 0.004 $\Omega\text{-cm}$ As-doped $\langle 100 \rangle$ silicon substrates. The starting epitaxial region doping density was $2 \times$




Fig. 1. The cell layout of the proposed trench gate DMOSFET.




Fig. 2. The process sequence of the proposed technique using oxide spacers, self-aligned methods, and hydrogen annealing.

10^{16} cm^{-3} and its thickness was 5.0 μm for 45 V devices. Following the thermal oxide growth and nitride layer deposition, trench regions were defined using dry etching of the nitride and oxide layers (Fig. 2(a)). An approximately 1.5 μm deep p-base region was formed by boron implantation and driven in to obtain an electrically active boron peak concentration of $7 \times 10^{16} \text{ cm}^{-3}$. TEOS oxide was deposited and etched by RIE to form oxide spacers. Silicon trenches about 1.8 μm deep were defined by plasma etching the opened p-well area (Fig. 2(b)). Following the removal of the oxide spacers, the sacrificial oxide was grown and arsenic ion implantation (about $5.0 \text{E}15/\text{cm}^2$) was performed without any

angle to form sources of the devices. Following a sacrificial oxide etching process to remove impurities distributed at the surface of the trench sidewall and improve the trench surface, gate oxide was grown on the sidewall of the trench (Fig. 2(c)). Immediately following gate oxide formation, LPCVD polysilicon was deposited and POCl_3 -doped to fill the trench. Etch-back planarization of the doped polysilicon was performed (Fig. 2(d)). O_3 -TEOS oxide was deposited and etched back to expose the nitride layer and implant boron ions (about $3.0 \times 10^{15}/\text{cm}^2$) for the p^+ body ohmic contact and source contact that was self-aligned to the trench (Fig. 2(e)). Finally, aluminum was deposited on the front and backside of the substrate and etched to define the sources and drains (Fig. 2(f)).

It is extremely difficult to make sources by oblique ion implantation for deep, narrow trenches with a high aspect ratio. Our technique provides a method of fabricating trench MOSFETs with a narrow trench width by using oxide spacers and a shrinking chip size by self-aligned sources and body ohmic contacts; this results in high-density trench MOSFETs and reduces channel resistance. In addition, the above process flow provides a thicker oxide at the edges and bottom of the trench because these regions have higher doping concentration by As implantation (Fig. 2(c)). The thicker oxide at the edges and bottom of the trench implies that the device has higher breakdown voltage and reliability.

III. EXPERIMENTAL RESULTS AND DISCUSSION

Figure 3 illustrates the formation of a pair of oxide spacers by anisotropic etching of the TEOS oxide layers. The bottom




Fig. 3. SEM photograph of the oxide spacer formation.

width of each oxide spacer is primarily equal to the thickness ($0.4 \mu\text{m}$) of the deposited TEOS oxide. Therefore, the thickness of the deposited silicon nitride and TEOS oxide layer is determined by the desired source region and trench width. In Fig. 4, trenches are formed by etching the opened silicon with RIE dry-etching. The oxide spacers are then removed and the




Fig. 4. SEM photograph of structures with nitride layers and etched trenches after oxide spacers for self-aligned ion implantation of sources (a) cross section, (b) top view.

source regions are formed at the bottom of the spacer by blanket implanting As and performing a drive-in diffusion.

The performance of a vertical channel device is highly dependent on the quality of the trench sidewall. It is critical to develop techniques capable of rendering the surface as smooth as possible. This is controlled by the etching and oxidation conditions. A smooth bottom corner in the trench is also desirable for minimizing the added electric field stress in the oxide. We obtained a very smooth trench surface with a surface roughness of 17 Å (an RMS value of 3.1 Å) by using the etching condition of the HBr/CF₄ with 45% in He-O₂ chemistries [6]. This surface roughness of the SiO₂/Si interface is lower than that of the CONCAVE-DMOSFET, which uses LOCOS oxidation [13].

The trench sidewall, corners, gate oxide, silicon nitride layer and poly-silicon filling are depicted in Fig. 5. We observed a unit cell with a cell pitch of 2.3 to 2.4 μm and also good trench sidewalls and smooth corners, which are desirable for minimizing the electric field stress in the gate oxide. By using an oxide spacer, a self-aligned technique, and three mask layers, we have successfully manufactured trench DMOSFETs as shown in Fig. 6. The drain is not shown in this figure because the drain was formed at the back-side of the substrate. The polysilicon layers were defined by the poly mask, such as the center region and edge region, to form a gate pad, while other polysilicon unit cells were etched back to parallel connected to decrease on-resistance of the device. The resulting channel density was 100 Mcell/in² and the chip was mounted in a TO-220 package.

In our development of the trench MOS structure, we performed two dimensional DIOS and DESSIS [14] simulations.




Fig. 5. Trench structure showing gate oxide cell pitch, and width prior to polysilicon etch-back.

We achieved optimized results when the impurity concentrations of the epi-region, the channel region, and the source/drain region were $1-3 \times 10^{16} / \text{cm}^3$, $3-7 \times 10^{17} / \text{cm}^3$, $5 \times 10^{19} / \text{cm}^3$. Figure 7 shows the potential contour of the trench MOSFET with a breakdown voltage of about 40 V. The potential was




Fig. 6. The final trench DMOSFETs (a) top view and (b) cross-section with a channel density of 100 Mcell/in².




Fig. 7. Potential distribution of the trench MOSFET at the critical field of 6.5×10^5 V/cm.

much more densely distributed at the corner of the trench bottom, indicating a critical electric field and the value was about 6.5×10^5 V/cm. According to [15], the electric field is increased in the vicinity of the trench gate and p-body to the drain junction by thinning the thickness of gate oxide. This electric field crowding effect leads to a reduction in the breakdown voltage, which is called field plate-induced breakdown. Therefore, the breakdown voltage and maximum gate drive voltage are strongly dependent on the uniformity of the gate oxide at the bottom of the trench. The gate oxide in the trench bottom of the proposed device is thicker than that of conventional ones because we implant arsenic when the source region is formed. This is desirable for diminishing a reduction in breakdown voltage.

The measured threshold voltage was 1 V. The off-state I-V characteristics of the proposed device is illustrated in Fig. 8. The drain breakdown voltage was 43 V, which is consistent with the simulated value of 40 V. The I-V characteristics of the trench DMOSFETs fabricated by the proposed method were compared with those fabricated by the conventional method (Fig. 9) in order to inspect the gate oxide characteristics along the trench surface. The gate current was measured as the gate voltage was increased. The thickness of the gate oxide was about 50 nm. The current started to flow for the gate oxide grown by the proposed method at a gate voltage of 35 V, while




Fig. 8. Breakdown characteristics of the fabricated device.




Fig. 9. I-V characteristics of the trench DMOSFETs fabricated by (a) the proposed technique and (b) the conventional technique.

the current started to flow for the gate oxide grown by the conventional method at a gate voltage of 28 V. The results plotted in Fig. 9 reveal that the I-V characteristics of the gate oxide grown by the proposed method are excellent, showing a higher breakdown voltage, because the proposed trench MOSFETs have a more uniform gate oxide along the trench surface. This implies that the proposed process flow provides a thicker oxide at the edges and bottom of the trench because these regions have a higher doping concentration by As implantation than the conventional one.

The typical measured output current-voltage characteristics of a 0.6×1.0 mm² chip size are shown in Fig. 10 under pulsed drain bias conditions. An on-resistance of 68 mΩ was obtained

at a gate voltage of 10 V and a 5 A source to drain current. The corresponding specific on-resistance was $0.41 \text{ m}\Omega\text{-cm}^2$, which is about 50% lower than that of a conventional device, with a cell pitch of $7.4 \text{ }\mu\text{m}$ fabricated using 6 mask layers with the same process conditions and chip area.




Fig. 10. The forward conduction characteristics of the hydrogen annealed trench DMOSFET subjected to the pulsed drain bias conditions.

IV. CONCLUSION

A new process technique for high-density, low on-resistance trench MOSFETs has been developed using 3 mask layers for DC-DC converter applications. An oxide spacer and self-aligned technique enabled us to realize the proposed technique, which reduces the number of steps in the process, the trench width, and the source and p-body region. These innovations resulted in an increase in cell density and current driving capability, a decrease in on-resistance, and an increase in cost-effective production capability.

We obtained a unit cell with a cell pitch of $2.3\text{-}2.4 \text{ }\mu\text{m}$ and also good trench sidewalls and smooth corners. The channel density of the trench MOSFET was 100 Mcell/in^2 and the I-V characteristics of the gate oxide fabricated by the proposed method were excellent with higher breakdown voltage, because the proposed trench MOSFET has a more uniform gate oxide along the trench surface. The corresponding specific on-resistance was $0.41 \text{ m}\Omega\text{-cm}^2$ at a gate voltage of 10 V and a 5 A source to drain current, which is about 50% lower than that of conventional devices fabricated by us with a cell pitch of $7.4 \text{ }\mu\text{m}$ fabricated using 6 mask layers with the same process conditions and chip area. This low on-resistance results from a reduction in chip size by a self-aligned process and the higher cell density of the device.

REFERENCES

- [1] B.J. Baliga, "An Overview of Smart Power Technology," *IEEE Trans. on Electron Devices*, vol. 38, no. 7, 1991, pp. 1568-1575.
- [2] L. Evans and G. Amaratunga, "The Behavior of Very High Current Density Power MOSFETs," *IEEE Trans. on Electron Devices*, vol. 44, no. 7, 1997, pp. 1148-1153.
- [3] Z. Parpia and C.A. Salama, "Optimization of RESURF LDMOS Transistors: An Analytical Approach," *IEEE Trans. on Electron Devices*, vol. 37, no. 3, 1990, pp. 789-796.
- [4] Tae Moon Roh, Dae Woo Lee, Yil Suk Yang, Jin Gun Koo, and Jongdae Kim, "Breakdown Voltage Improvement of p-LDMOSFET with an Uneven Racetrack Source for PDP Driver IC Applications," *ETRI J.*, vol. 24, no. 4, Aug. 2002, pp. 328-331.
- [5] S.M. Park et al., "A Single-Chip Video/Audio Codec for Low Bit Rate Application," *ETRI J.*, vol. 22, no. 1, Mar. 2000, pp. 20-29.
- [6] S. Kim, J. Kim, J. Lee, J. Koo, and K. Nam, "A Novel Trench Formation and Planarization Technique Using Positive Etching and CMP for Smart Power ICs," *Proc. of ISPSD98*, pp. 367-370.
- [7] S. Sobhani, D. Kinzer, L. Ma, and D. Asselanis, "High Density, Sub 10mohm R_{dson} 100Volt N-channel FETs for Automotive Applications," *Proc. of ISPSD 2000*, pp. 373-376.
- [8] A. Narazaki, A. Narazaki, J. Maruyama, T. Kayumi, H. Hamachi, J. Moritani, and S. Hine, "A 0.35 μm Trench Gate MOSFET with an Ultra Low on State Resistance and a High Destruction Immunity During the Inductive Switching," *Proc. of ISPSD 2000*, pp. 377-380.
- [9] R.K. Williams, W. Grabowski, M. Darwish, M. Chang, H. Yilmaz, and K. Owyang, "A 1 million-cell 2.0-mohm 30-V Trenchfet Utilizing 32 Mcell/in^2 Density with Distributed Voltage Clamping," *IEDM 1997*, pp. 363-366.
- [10] Sung Ku Kwon et al., "Characteristics of Via Etching in CHF_3/CF_4 Magnetically Enhanced Reactive Ion Etching Using Neutral Networks," *ETRI J.*, vol. 24, no. 3, June 2002, pp. 211-220.
- [11] K. Shenai, "Optimized Trench MOSFET Technologies for Power Devices," *IEEE Trans. on Electron Devices*, vol. 39, no. 6, 1992, pp. 1435-1443.
- [12] Jongdae Kim, Sang-Gi Kim, Tae-Moon Roh, Jin Gun Koo, Kee-Soo Nam, Kyoung-Ik Cho, and Dong Sung Ma, "High-Density Low On-Resistance Trench DMOSFETs Employing Oxide Spacers and Self-Align Technique for DC/DC Converter Applications," *ISPSD 2000*, May 2000, pp. 381-384.
- [13] Norihito Tokura et al., "CONCAVE-DMOSFET: A New Super-Low On-Resistance Power MOSFET," *Jpn. J. Appl. Phys.*, vol. 34, 1995, pp. 903-908.
- [14] DIOS AND DESSIS User's Manual, ISE, vol. 5, 1998.
- [15] R.K. Williams et al., "A 20-V P-channel with $650 \text{ }\mu\Omega\text{-cm}^2$ at $V_{gs}=2.7 \text{ V}$: Overcoming FPI Breakdown in High-Channel-Conductance Low V_t Trenchfets," *ISPSD 98*, pp. 411-414.



Jongdae Kim received the BS and MS degrees in electronics engineering from Kyungpook National University, Daegu, Korea, in 1982 and 1984. In 1994 he received the PhD degree in electrical and computer engineering from the University of New Mexico in Albuquerque, USA. From 1984 to 1989, he was with the

Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea, where he worked on silicon based device design and process integration of EEPROM and CMOS. In 1994 he again joined the ETRI and is currently engaged in research on power integrated circuits for FED, PDP, and OLED driving ICs and micro DC-DC converter. He is now the Director of the Integrated Circuit Research Department. He has published over 50 technical papers throughout the major SCI journals.



Tae Moon Roh received the BS, MS and PhD degrees in School of Electrical Engineering & Computer Science from Kyungpook National University, Daegu, Korea, in 1984, 1986, and 1998. His doctoral research involved the reliability of ultrathin oxide grown by high pressure oxidation and followed by rapid

thermal nitridation and hot carrier effects of MOSFET with those oxide as the gate insulator. In 1988, he joined Electronics and Telecommunication Research Institute, Daejeon, Korea. Since 1988, he has worked at Basic Research Laboratory, where he has been engaged in the research of developing process technology for digital and analog CMOS IC, improving reliability of ultra-thin gate oxide, and evaluating hot carrier effects of MOSFETs. His current interests are process technology and reliability of the ultra-thin gate oxide and MOSFETs. In addition, he works for the development of high voltage analog power ICs for organic electroluminescence display (OELD) driver ICs.



Sang-Gi Kim received the MS and PhD degrees, all in Department of Physics from Yeungnam University, Gyongbuk, Korea, in 1989, and 1996. In 1981, he joined Electronics and Telecommunications Research Institute Semiconductor Division, Daejeon, Korea, where he has been working on materials science and

device characterization in advanced LDMOS and power Devices technologies. His work also includes the development of oxide, silicon, and metal dry etching processes, the development of CMP processes, and the development of trench etching and trench gate devices technologies.



Il-Yong Park was born in Korea in 1971. He received the MS and PhD degrees in electronics engineering from Ajou University in 1997 and 2001. In 2001, he joined Electronics and Telecommunication Research Institute (ETRI), Daejeon, Korea and is currently engaged in research on power integrated circuits for

Display driving ICs and DC-DC converter IC. His current research interests are in the area of power ICs and discrete power devices.



Yil Suk Yang received the BS and MS degrees in School of Electrical Engineering & Computer Science from Kyungpook National University, Daegu, Korea, in 1989 and 1992. Before joining ETRI in 1999, he was with LG Semiconductor. Since 1999, he has worked at ETRI Basic Research Laboratory, where he has

been engaged in the research of circuit design.



Dae-Woo Lee received the MS and PhD degrees in electrical engineering from Kyungpook National University, in 1982 and 1993. He joined ETRI in 1980. He has been engaged in the research and development of high power driving ICs for the application of PDP, DC-DC converter and active-matrix ELD.

His research interests include the application fields using analog CMOS, high power MOS and BCD devices, and the development of next generation device.



Jin-Gun Koo was born in Masan, Korea, in 1955. He received the BS and MS degrees in electronic engineering from Kyungpook National University in 1980 and 1992. From 1980 to 1985, he was with the Korean Institute of Electronics Technology (KIET), where he worked on silicon based device design and

process integration of high speed bipolar transistors. Since 1986, he has been with the Semiconductor fields of Electronics and Telecommunications Research Institute (ETRI), where he is now the Head of the Semiconductor Process Team. His interests include ASIC, power IC and semiconductor's equipment and facility.



Kyoung-Ik Cho received the BS degree in materials science from Ulsan Institute of Technology in 1979, and the MS and PhD degrees in material science and engineering from Korea Advanced Institute of Science and Technology, in 1981 and 1991. He joined the

Electronics and Telecommunications Research Institute (ETRI) at Daejeon in 1981. He has been working on the development of advanced flat panel display devices, field emission display and digital paper, and next-generation memory devices, such as, ferroelectric memory, optical data storage devices, and corresponding driving power ICs. At present, he is the Director of the Wireless Communication Devices Department at ETRI-Basic Research Laboratory.



Young Il Kang started his professional career at Fairchild Semiconductor (Korea) in 1969 and serviced as a product engineer until he moved to ETRI in 1979. He developed the wafer fabrication process for 32k/64k PROM at the early stage of ETRI and has continued his work for the development of various ICs for the

telecommunication industry. His educational background consists of a BS degree in electrical engineering from the Seoul National University in 1966, MS degree in electrical engineering from the Fairleigh Dickinson University in 1991 and PhD degree of computer science from the Korea University in 1996.