ETRI Journal

  • 제24권6호
  • /
  • Pages.473-476
  • /
  • 2002
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지

A Kernel-Based Partitioning Algorithm for Low-Power, Low-Area Overhead Circuit Design Using Don't-Care Sets

  • 투고 : 2002.08.09
  • 발행 : 2002.12.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This letter proposes an efficient kernel-based partitioning algorithm for reducing area and power dissipation in combinational circuit designs using don't-care sets. The proposed algorithm decreases power dissipation by partitioning a given circuit using a kernel extracted from the logic. The proposed algorithm also reduces the area overhead by minimizing duplicated gates in the partitioned sub-circuits. The partitioned subcircuits are further optimized utilizing observability don't-care sets. Experimental results for the MCNC benchmarks show that the proposed algorithm synthesizes circuits that on the average consume 22.5% less power and have 12.7% less area than circuits generated by previous algorithms based on a precomputation scheme.

키워드

참고문헌

  1. Proc. ICCAD Precomputation-Based Logic Optimization for Low Power Alidina, M.;Monteiro, J.;Devadas, S.;Ghosh, A.
  2. IEEE Trans. CAD of Integrated Circuits and Systems v.17 no.10 Guarded Evaluation:Pushing Power Management to Logic Synthesis/Design Tiwari, V.;Malik, S.;Ashar, P.
  3. IEE Proceedings-Circuits, Devices, and Systems v.146 no.1 A Circuit Partitioning Algorithm for Low Power Design under Area Constraints Using Simulated Annealing Choi, I.S.;Hwang, S.Y.
  4. IEEE Trans. on Computers v.C-35 no.8 Graph-Based Algorithms for Boolean Function Manipulation Bryant, R.
  5. IEEE Trans. CAD of Integrated Circuits and Systems v.12 no.3 Don't Care Set Specifications in Combinational and Synchronous Logic Circuits Damiani, M.;De Micheli
  6. Proc. ICCAD Sequential Synthesis Using SIS Aziz, A.;Balarin, F.;Brayton, R.;Sangiovanni-Vincentclli, A.
  7. ETRI J. v.24 no.5 Resynchronization of Modified JPEG Using a Power Allocation Scheme in a Direct Sequence CDMA System Yim, C.S.;Roh, J.S.;Choi, E.S.;Baek, J.H.;Cho, S.J.
  8. ETRI J. v.24 no.2 Optimal Time Slot Assignment Algorithm for Combined Unicast and Multicast Packets Lee, H.S.;Joo, U.G.;Lee, H.H.;Kim, W.W.