A New Test Algorithm for Bit-Line Sensitive Faults in High-Density Memories

고집적 메모리에서 BLSFs(Bit-Line Sensitive Faults)를 위한 새로운 테스트 알고리즘

  • Published : 2001.07.01

Abstract

As the density of memories increases, unwanted interference between cells and coupling noise between bit-lines are increased. And testing high-density memories for a high degree of fault coverage can require either a relatively large number of test vectors or a significant amount of additional test circuitry. So far, conventional test algorithms have focused on faults between neighborhood cells, not neighborhood bit-lines. In this paper, a new test algorithm for neighborhood bit-line sensitive faults (NBLSFs) based on the NPSFs(Neighborhood Pattern Sensitive Faults) is proposed. And the proposed algorithm does not require any additional circuit. Instead of the conventional five-cell or nine-cell physical neighborhood layouts to test memory cells, a three-cell layout which is minimum size for NBLSFs detection is used. Furthermore, to consider faults by maximum coupling noise by neighborhood bit-lines, we added refresh operation after write operation in the test procedure(i.e.,$write{\rightarrow}\;refresh{\rightarrow}\;read$). Also, we show that the proposed algorithm can detect stuck-at faults, transition faults, coupling faults, conventional pattern sensitive faults, and neighborhood bit-line sensitive faults.

메모리의 집적도가 올라갈수록 원치 않는 셀간의 간섭과 동시에 bit-line간의 상호 노이즈도 증가하게 된다. 그리고 높은 고장 검출율을 요구하는 고집적 메모리의 테스트는 많은 테스트 백터를 요구하게 되거나 비교적 큰 추가 테스트 회로를 요구하게 된다. 지금까지 기존의 테스트 알고리즘은 이웃 bit-line의 간섭이 아니라 이웃 셀에 중점을 두었다. 본 논문에서는 NPSFs(Neighborhood Pattern Sensitive Faults)를 기본으로 한 NBLSFs(Neighborhood Bit-Line Sensitive Faults)를 위한 새로운 테스터 알고리즘을 제안한다. 그리고 제안된 알고리즘은 부가 회로를 요구하지 않는다. 메모리 테스트를 위해 기존의 5개의 셀 레이아웃이나 9개의 셀 레이아웃을 사용하지 않고 NBLSF 검출에 최소한 크기인 3개의 셀 레이아웃을 이용하였다. 더구나 이웃 bit-line에 의한 최대의 상호잡음을 고려하기 위해 테스트 동작에 refresh 동작을 추가하였다(예 $write{\rightarrow}\;refresh{\rightarrow}\;read$). 또한 고착고장, 천이고장, 결합고장, 기존의 pattern sensitive 고장, 그리고 이웃 bit-line sensitive 고장 등도 검출될 수 있음을 보여준다.

Keywords

References

  1. IEEE J. Solid-State Circuits v.SC-12 no.December An Integrated Test Concept for Switched-Capacitor Dynamic MOS RAM's Lo, T.C.;Guidry, Mark R.
  2. IEEE Trans. Compul. v.C-29 no.3 Testing Memories for Single-Cell Pattern-Sensitive Faults Hayes, J.P.
  3. IEEE Trans. Comput. v.C-24 no.2 Detection of Pattern - Sensitive Faults in RAMs Hayes, J.P.
  4. IEEE Trans. Comput. v.C-29 no.6 Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access Memories Suk, D.S.;Reddy, S.M.
  5. ITC-CSCC'98 Implementation of a Built-in Self Test Circuit for High Density Memory Test Using a New Tiling Method Kang, D.C.;Cho, S.B.
  6. IEEE Trans. Comput. v.38 no.3 Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories Mazumder, P.;Patel, J.K.
  7. DRAM Design Yoo, H.J.
  8. Semiconductor Memories Sharma, A.K.
  9. IEEE J. Solid State Circuits v.24 no.5 A 60-ns 16Mbit DRAM with a minimized sensing delay caused by bit-line stray capacitance Chou, S.(et al.)