Journal of the Institute of Electronics Engineers of Korea TC (대한전자공학회논문지TC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of Carrier Recovery Circuit for High-Order QAM - Part I : Design and Analysis of Phase Detector with Large Frequency Acquisition Range

High-Order QAM에 적합한 반송파 동기회로 설계 - I부. 넓은 주파수 포착범위를 가지는 위상검출기 설계 및 분석

  • 김기윤 (성균관대학교 전기전자컴퓨터공학부) ;
  • 조병학 (이스텔시스템즈 인터넷 미디어연구소) ;
  • 최형진 (성균관대학교 전기전자컴퓨터공학부)
  • Published : 2001.04.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a polarity decision carrier recovery algorithm for high order QAM(Quadrature Amplitude Modulation), which has robust and large frequency acquisition performance in the high order QAM modem. The proposed polarity decision PD(Phase Detector) output and its variance characteristic are mathematically derived and the simulation results are compared with conventional DD(Decision-Directed) method. While the conventional DD algorithm has linear range of $3.5^{\circ}{\sim}3.5^{\circ}$, the proposed polarity decision PD algorithm has linear range as large as $-36^{\circ}{\sim}36^{\circ}$ at ${\gamma}-17.9$. The conventional DD algorithm can only acquire offsets less than ${\pm}10\;KHz$ in the case of the 256 QAM while an analog front-end circuit generally can reduce the carrier-frequency offset down to only ${\pm}100\;KHz$. Thus, in this case additional AFC or phase detection circuit for carrier recovery is required. But by adopting the proposed polarity decision algorithm, we can find the system can acquire up to ${\pm}300\;KHz$at SNR = 30dB without aided circuit.

본 논문에서는 High-Order QAM(Quandrature Amplitude Modulation)을 적용하는 모뎀에서 강인하고 넓은 범위의 주파수 포착 범위를 가지는 극성판단(Polarity Decision) 반송파 동기용 PD(Phase Detector) 알고리즘을 제안하고 이에 대한 평균 출력특성(S-curve)과 분산특성을 수학적으로 유도하여 기존의 DD(Decision Directed)방식과 비교 분석한다. 기존의 DD 방식의 선형영역은 256 QAM의 경우 $3.5^{\circ}{\sim}3.5^{\circ}$ 이었으나 제안한 알고리즘의 선형영역은 ${\gamma}-17.9$에서 $36^{\circ}{\sim}36^{\circ}$ 의 넓은 구간을 가진다. 또한 기존의 DD 방식에서는 256 QAM의 주파수 오프셋 포착 성능이 ${\pm}10\;KHz$ 이하였다. 이는 아날로그 front-end 회로에서 주파수 오프셋이 일반적으로 ${\pm}100\;KHz$ 정도까지 줄어들 수 잇는 것을 감안하면 AFC(Automatic Frequency Control) 또는 반송파 복구를 위한 보조적인 위상검출회로가 필요하게 됨을 의미한다. 그러나 제안된 극성판단 반송파 동기 알고리즘을 사용하면 보조적인 회로의 도움없이 SNR = 30 dB에서 최대 ${\pm}300\;KHz$의 주파수 오프셋까지도 포착 가능하다.

Keywords

References

  1. W. T. Webb and I,. Hanzo, Modern Quadra ture Amplitude Modulation London: IEEE press and Pentoch press, 1994
  2. P. Y. Kam and T. M. Cheong, 'Analysis of Mth power carrier recovery structure for MPSK,' ICICS Proceedings, vol. 3, pp. 1496-1500 Sept. 1997 https://doi.org/10.1109/ICICS.1997.652242
  3. Yongtae Lee et aI., 'A limiter added 4th multiplying PLL carrier recovery technique for 16-QAM signal,' ICCE Proceedings, pp. 442-443, 1997
  4. R. L. Cupo and R. D. Gitlin, 'Adaptive carrier recovery systems for digital data communications receivers,' IEEE J. Select. Areas in Commun., vol. 7, no. 9, pp. 1328-1339, Dec. 1989 https://doi.org/10.1109/49.44576
  5. C. N. Georghiades, 'Blind carrier acquisition for QAM constellations,' IEEE Trans. Commun., vol. 45, no. 11, pp. 1477-1486, Nov. 1997 https://doi.org/10.1109/26.649778
  6. L. K. Tan et aI., 'A 70 Mb/s variable rate 1024-QAM cable receiver IC with integrated 10 b ADC and FEC decoder,' IEEE Journal of Solid state Circuits, vol. 33, no. 12, pp. 2205-2218, Dec. 1998 https://doi.org/10.1109/4.735705
  7. L. E. Franks, 'Carrier ,md bit synchronization in data communication a tutorial review,' IEEE Trans. Commun., COM-28, no. 8, pp 1107-1121, Aug. 1980
  8. H. Sari and S. Moridi, 'New phase and frequency detectors for carrier recovery in PSK and QAM systems,' IEEE Trans. Commun., vol. 36, pp. 1035-1043, Sept. 1988 https://doi.org/10.1109/26.7515
  9. N. K. Jablon, 'Joint blind equalization, carrier recovery, and timing recovery for high-order QAM signal constellations,' IEEE Trans. Signal Processing, vol. 40, pp.1383-1398, June 1992 https://doi.org/10.1109/78.139243
  10. K. Yamanaka et al., 'A multilevel QAM demodulator VLSI with wideband carrier recovery and dual equalizing mode,' IEEE Journal of Solid-state Circuits, vol. 32, no. 7, pp. 1101-1107, July 1997 https://doi.org/10.1109/4.597300