참고문헌
- A. Martin. 'From Communicating processes to delay-insensitive circuits,' Technical report, Dept. of Computer Science, Caltech, 1989
- P. A. Beerel and T. H.-Y. Meng. 'Semimodularity and self diagnostic asynchronous control circuits,' In Advanced Research in VLSI, Proc. of the 1991 Univ. of CA/Santa Cruz Conference. The MIT Press, Cambridge, MA, 1991
- P. Day and J. Viv. Woods, 'Investigation into Micropipeline Latch Design Styles,' to be published in IEEE Trans. on VLSI circuits, June 1995 https://doi.org/10.1109/92.386226
- J. A. Brzozowski and C.-J. Seger. 'A unified framework for race analysis of asynchronous network,' Journal of the ACM, 36(1), pp.20-45, Jan. 1989 https://doi.org/10.1145/58562.59301
- P. A. Beerel and T. H.-Y. Meng. 'Semimodularity and testability of speed-independent circuits,' Integration, the VLSI journal, 13(3), pp.301-322, Sep. 1992
- Gerald R. Carson and Gaetano Borriello, 'A testable CMOS asynchronous counter,' IEEE Journal of Solid-State Circuits, 25(40), August 1990 https://doi.org/10.1109/4.58287
- A. Martin and Pieter J. Hazewindus, 'Testing delay-insensitive circuits,' Proc. of the 1991 UC Santa Cruz Conf. pp.118-132, The MIT Press, Cambridge, MA, 1991
- P. J. Hazenwindus, 'Testing Delay-Insensitive Circuits,' Ph.D thesis, Caltech, 1992
- Marly Roncken, Emile Aarts and Wim Verhaegh, 'Optimal Scan for Pipelined Testing : An Asynchronous Foundation,' Philips Research Laboratories, International Test Conference, IEEE 1996 https://doi.org/10.1109/TEST.1996.556964
- Chin-Long Wey, Ming-Der Shieh, D. Fisher, 'ASCLScan : ascan design for asynchronous sequential logic circuits,' Proc. of IEEE International Conference on Computer Aided Design, pp. 159-162, 1993 https://doi.org/10.1109/ICCD.1993.393388
- D. Rana, S. P. Levitan, D. A. Carlson, and C. E. Hutchinson, 'A testable asynchronous systolic array implementation of an IIR filter,' Proc. of IEEE CICC, pp.90-93, May, 1986
- I. E. Sutherland, 'Micropipelines,' Communications of the ACM, Vol. 32, no. 6, pp. 720-738, June 1989 https://doi.org/10.1145/63526.63532
- O. A. Petlin, C. Farnsworth, S. B. Furber, 'Built-in self test design of an asynchronous block sorter,' Department of Computer Science, The University, Manchester. 1997
- O. Petlin, S. Furber, 'Scan testing of micropipelines,' Proc. of IEEE VLSI Test Symposium, pp. 296-301, 1995 https://doi.org/10.1109/VTEST.1995.512652
- A. Khoche, E. Brunvand, 'Testing micropipelines,' Proc. of International Symposium on Advanced Research in Asynchronous Circuits and System, pp.239-246, 1994 https://doi.org/10.1109/ASYNC.1994.656316
- Volker Schober, Thomas Kiel, 'An asynchronous scan path concept for micropipelines using the bundled data convention,' Proc. of IEEE International Test Conference, pp. 225-231, 1996 https://doi.org/10.1109/TEST.1996.556965
- S. Pagey, G. Venkatesh, S. Sherlekar, 'Issues in fault modelling and testing of micropipelines,' Proc. of IEEE Asian Test Symposium, pp. 132-138, 1992 https://doi.org/10.1109/ATS.1992.224446
- O. A. Petlin, S. B. Furber, 'Scan testing of asynchronous sequential circuits,' Proc. of Great Lakes Symposium on VLSI, pp. 224-229, 1995 https://doi.org/10.1109/GLSV.1995.516057
- O. A. Petlin, S. B. Furber, 'Built-in self-testing of micropipelines,' Department of Computer Science, University of Manchester, 1996
- S. Devadas and K. Kuetzer, 'Synthesis and optimization procedures for robustly delay-fault testable logic circuilts,' Proc. of IEEE Design Automation Conference, pp. 221-227. 1990 https://doi.org/10.1109/DAC.1990.114858
- S. Devadas and K. Keutzer, 'Design of integrated circuits fully testable for delay faults and multifaults,' Proc. of IEEE International Test Conference, pp.284-293, 1990 https://doi.org/10.1109/TEST.1990.114034
- J. A. Waicukauski, E. Lindbloom, B. Rosen and V. Iyengar, 'Transition fault simulation,' IEEE Design and Test, pp. 32-38, Apr. 1987
- T. Hayashi, K. Hatayama, S. Ishiyama, and M. Takakura, 'Two test generation methods for sequential circuits,' Proc. of IEEE International Symposium Circuits and Systems, pp.1942-1945, 1989 https://doi.org/10.1109/ISCAS.1989.100750
- S. Kang, B. Underwood and W. Law, 'Path Delay Fault simultation for a Standard Scan Design Methodology,' Proc. of IEEE International Conference on Circuits Design, 1994 https://doi.org/10.1109/ICCD.1994.331926
- B. Underwood, W.-O. Law, S. Kang, H. Konuk, 'Fastpath: A Path-Delay Test Generator for Standard Scan Designs,' Proc. of IEEE International Test Conference, pp. 154-163, 1994 https://doi.org/10.1109/TEST.1994.527946