References
- M. F. Chang, W. K. Fuchs, J. H. Patel, 'Diagnosis and repair of memory with coupling faults,' computers, IEEE Transactions on, volume.38, No.4, April 1989, Page(s): 493-500 https://doi.org/10.1109/12.21142
- Hayes, J. P., 'Pseudo-Boolean Logic Circuits', IEEE Trans. Computers, vol. C-35, no. 7, pp. 602-612, July 1988
- J. Otterstedt, D. Niggemeyer, T. W. Williams, 'Detection of CMOS address decoder open faults with March and pseudo random memory tests,' Test Conference, 1998. Proceedings., International, 1998, Page(s): 53 -62 https://doi.org/10.1109/TEST.1998.743137
- Sying- Jyan Wang, Chen-Jung Wei, 'Efficient built-in self-test algorithm for memory,' Asian Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth, 2000 Page(s): 66 -70 https://doi.org/10.1109/ATS.2000.893604
- Lin Shen, B. F. Cockburn, 'An optimal march test for locating faults in DRAMs,' Memory Testing, 1993., Records of the 1993 IEEE International Workshop on, 1993, Page(s): 61-66 https://doi.org/10.1109/MT.1993.263148
- Chin Tsung Mo, Chung Len Lee, Wen Ching Wu, 'A self-diagnostic BIST memory design scheme,' Memory Technology, Design and Testing, 1994., Records of the IEEE International Workshop on, 1994, Page(s): 7-9 https://doi.org/10.1109/MTDT.1994.397205
- A. J. van de Goor, Testing Semiconductor Memories: Theory and practice, J. Wiley & Sons, 1991
- Chih-Tsun Huang, Jing-Reng Huang, Cheng-Wen Wu, 'A programmable built-in self-test core for embedded memories,' Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, 2000, Page(s): 11 -12 https://doi.org/10.1109/ASPDAC.2000.835054
- M. Azimane, A. L. Ruiz, 'New short and efficient algorithm for testing random-access memories,' Electronics, Circuits and Systems, 1998 IEEE International Conference on , Volume: 1, 1998, Page(s): 541 - 544 https://doi.org/10.1109/ICECS.1998.813380
- V. Kim, T. Chen, 'Assessing defect coverage of memory testing algorithms,' VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on, 1999, Page(s): 340 -341 https://doi.org/10.1109/GLSV.1999.757450
- A. J. van de Goor, I. B. S. Tlili, 'March tests for word-oriented memories,' Design, Automation and Test in Europe, 1998., Proceedings, 1998, Page(s): 501 -508 https://doi.org/10.1109/DATE.1998.655905
- A. J. van de Goor, I. B. S. Tlili, S. Hamdioui, 'Converting March tests for bit-oriented memories into tests for word-oriented memories,' Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on, 1998, Page(s): 46-52 https://doi.org/10.1109/MTDT.1998.705945
- C. F. Wu, C. T. Huang, 'Error catch and analysis for semiconductor memories using march tests,' Computer-Aided Design, 2000. ICCAD 2000. Digest of Technical Papers. 2000 IEEE/ACM International Conference on, 2000, Page(s) : 468-471 https://doi.org/10.1109/ICCAD.2000.896516
- T. J. Bergfeld, D. Niggemeyer, E. M. Rudnick, 'Diagnostic testing of embedded memories using BIST', Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, Page(s): 305-309 https://doi.org/10.1109/DATE.2000.840288