An Efficient diagnosis Algorithm for High Density Memory

고집적 메모리를 위한 효율적인 고장 진단 알고리즘

  • 박한원 (연세대 공대 전기전자공학과) ;
  • 강성호 (연세대 공대 전기전자공학과)
  • Published : 2001.04.01

Abstract

As the high density memory is widely used in the various applications, the need for reproduction of memory is increased. In this paper we propose an efficient fault diagnosis algorithm of linear order O(n) that enables the reproduction of memory. The new algorithm can distinguish various fault models and identify all the cells related to the faults. In addition, a new BIST architecture for fault diagnosis is developed. Using the new algorithm, fault diagnosis can be performed efficiently. And the performance evaluation with previous approaches proves the efficiency of the new algorithm.

Keywords

References

  1. M. F. Chang, W. K. Fuchs, J. H. Patel, 'Diagnosis and repair of memory with coupling faults,' computers, IEEE Transactions on, volume.38, No.4, April 1989, Page(s): 493-500 https://doi.org/10.1109/12.21142
  2. Hayes, J. P., 'Pseudo-Boolean Logic Circuits', IEEE Trans. Computers, vol. C-35, no. 7, pp. 602-612, July 1988
  3. J. Otterstedt, D. Niggemeyer, T. W. Williams, 'Detection of CMOS address decoder open faults with March and pseudo random memory tests,' Test Conference, 1998. Proceedings., International, 1998, Page(s): 53 -62 https://doi.org/10.1109/TEST.1998.743137
  4. Sying- Jyan Wang, Chen-Jung Wei, 'Efficient built-in self-test algorithm for memory,' Asian Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth, 2000 Page(s): 66 -70 https://doi.org/10.1109/ATS.2000.893604
  5. Lin Shen, B. F. Cockburn, 'An optimal march test for locating faults in DRAMs,' Memory Testing, 1993., Records of the 1993 IEEE International Workshop on, 1993, Page(s): 61-66 https://doi.org/10.1109/MT.1993.263148
  6. Chin Tsung Mo, Chung Len Lee, Wen Ching Wu, 'A self-diagnostic BIST memory design scheme,' Memory Technology, Design and Testing, 1994., Records of the IEEE International Workshop on, 1994, Page(s): 7-9 https://doi.org/10.1109/MTDT.1994.397205
  7. A. J. van de Goor, Testing Semiconductor Memories: Theory and practice, J. Wiley & Sons, 1991
  8. Chih-Tsun Huang, Jing-Reng Huang, Cheng-Wen Wu, 'A programmable built-in self-test core for embedded memories,' Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, 2000, Page(s): 11 -12 https://doi.org/10.1109/ASPDAC.2000.835054
  9. M. Azimane, A. L. Ruiz, 'New short and efficient algorithm for testing random-access memories,' Electronics, Circuits and Systems, 1998 IEEE International Conference on , Volume: 1, 1998, Page(s): 541 - 544 https://doi.org/10.1109/ICECS.1998.813380
  10. V. Kim, T. Chen, 'Assessing defect coverage of memory testing algorithms,' VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on, 1999, Page(s): 340 -341 https://doi.org/10.1109/GLSV.1999.757450
  11. A. J. van de Goor, I. B. S. Tlili, 'March tests for word-oriented memories,' Design, Automation and Test in Europe, 1998., Proceedings, 1998, Page(s): 501 -508 https://doi.org/10.1109/DATE.1998.655905
  12. A. J. van de Goor, I. B. S. Tlili, S. Hamdioui, 'Converting March tests for bit-oriented memories into tests for word-oriented memories,' Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on, 1998, Page(s): 46-52 https://doi.org/10.1109/MTDT.1998.705945
  13. C. F. Wu, C. T. Huang, 'Error catch and analysis for semiconductor memories using march tests,' Computer-Aided Design, 2000. ICCAD 2000. Digest of Technical Papers. 2000 IEEE/ACM International Conference on, 2000, Page(s) : 468-471 https://doi.org/10.1109/ICCAD.2000.896516
  14. T. J. Bergfeld, D. Niggemeyer, E. M. Rudnick, 'Diagnostic testing of embedded memories using BIST', Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, Page(s): 305-309 https://doi.org/10.1109/DATE.2000.840288