Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a High Performance 32$\times$32-bit Multiplier Based on Novel Compound Mode Logic and Sign Select Booth Encoder

새로운 복합모드로직과 사인선택 Booth 인코더를 이용한 고성능 32$\times$32-bit 곱셈기의 설계

  • 김진화 (동국대학교 반도체과학과) ;
  • 송민규 (동국대학교 반도체과학과)
  • Published : 2001.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a novel compound mode logic based on the advantage of both CMOS logic and pass-transistor logic(PTL) is proposed. From the experimental results, the power-delay products of the compound mode logic is about 22% lower than that of the conventional CMOS logic, when we design a full adder. With the proposed logic, a high performance 32$\times$32-bit multiplier has been fabricated with 0.6um CMOS technology. It is composed of an improved sign select Booth encoder, an efficient data compressor based on the compound mode logic, and a 64-bit conditional sum adder with separated carry generation block. The Proposed 32$\times$32-bit multiplier is composed of 28,732 transistors with an active area of 1.59$\times$1.68 mm2 except for the testing circuits. From the measured results, the multiplication time of the 32$\times$32-bit multiplier is 9.8㎱ at a 3.3V power supply, and it consumes about 186㎽ at 100MHz.

본 논문에서는 CMOS 로직과 pass-transistor logic(PTL)의 장점만을 가진 새로운 복합모드로직(Compound Mode Logic)을 제안하였다. 제안된 로직은 VLSI설계에서 중요하게 부각되고 있는 저전력, 고속 동작이 가능하며 실제로 전가산기를 설계하여 측정 한 결과 복합모드 로직의 power-delay 곱은 일반적인 CMOS로직에 비해 약 22% 개선되었다 제안한 복합모드 로직을 이용하여 고성능 32×32-bit 곱셈기를 설계 제작하였다. 본 논문의 곱셈기는 개선된 사인선택(Sign Select) Booth 인코더, 4-2 및 9-2 압축기로 구성된 데이터 압축 블록, 그리고 carry 생성 블록을 분리한 64-bit 조건 합 가산기로 구성되어 있다. 0.6um 1-poly 3-metal CMOS 공정을 이용하여 제작된 32×32-bit 곱셈기는 28,732개의 트랜지스터와 1.59×l.68 ㎜2의 면적을 가졌다. 측정 결과 32×32-bit 곱셈기의 곱셈시간은 9.8㎱ 이었으며, 3.3V 전원 전압에서 186㎽의 전력 소모를 하였다.

Keywords

References

  1. T. Sakurai and A R Newton, 'Low-Power Circuit Design for Multimedia VLSI,' in Proc. IEEE ICVC'95, pp. 37-42, Oct, 1995
  2. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, 'Top-Down Pass-Transistor Logic Design,' IEEE J. of Solid-State Circuits, vol. 31, no. 6, pp. 792-803, Jun., 1996 https://doi.org/10.1109/4.509865
  3. T. Sakurai and A. R. Newton, 'Multi-Output Shared Transistor Logic(MOSTL) Family Synthesized Using Binary Decision Diagram (BDD),' Dept. EECS, Univ. of Calif., Berkeley, ERL Memo M90/21, Mar., 1990
  4. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shiroohigashi, and A. Shimizu, 'A 3.8-ns CMOS $16{times}16$-bit Multiplier Using Complementary Pass-transistor Logic,' IEEE J. of Solid-State Circuits, vol. 25, no. 2, pp. 388-395, Apr., 1990 https://doi.org/10.1109/4.52161
  5. A. P. Chandrackasan and R. W. Brodersen, Low power Digital CM- OS Design. Norwell, MA: Kluwer, 1995
  6. Reto Zimmermmann and Wolfgang Fichtner 'Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic,' IEEE J. of Solidstate Circuits, vol. 32, no. 7, pp. 1079-1090, July, 1997 https://doi.org/10.1109/4.597298
  7. Neil H. E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design, 2nd edition, Addison-wesley pub. co., pp. 231-237