Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Low Power Realization by Eliminating Glitch-Propagation in an ALU with P/G blocks

P/G블록을 가진 ALU에서 글리치 전파제거에 의한 저전력 실현

  • 류범선 (충북대학교 공과대학전기전자공학부) ;
  • 이성현 (충북대학교 공과대학 전기전자공학부) ;
  • 이기영 (충북대학교 공과대학 전기전자공학부) ;
  • 조태원 (충북대학교 공과대학 전기전자공학부)
  • Published : 2001.01.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new ALU architecture to minimize glitching power consumption which is appeared in the conventional one with P(carry propagation)/G(carry generation) blocks. In general, A lot of glitches generated once are propagating into the next stage of circuits to make unnecessary power dissipation. Therefore, a new ALU architecture which removes the glitches at the output of P/G blocks is presented in this paper. If a lot of glitches at the output of P/G blocks are removed, then the signal transitions caused by glitches are reduced in the sum generation block and hence power consumption is also reduced. A latch is inserted into the conventional P/G blocks to remove the glitches at the output of P/G blocks. Latch enable signal can make a role in eliminating a lot of glitches at the P/G's outputs by controlling output enable time. Experimental results from HSPICE simulations with implementing 16-b ALU show 28% reduction in glitching power consumption with negligible delay penalty.

본 논문에서는 기존의 P(캐리전파)/G(캐리발생) 블록을 가진 ALU구조에서 발생되는 글리칭 전력소모를 최소화시킨 새로운 구조에 대해서 기술한다. 일반적으로 회로에서 발생되는 많은 글리치가 다음 단 회로로 전파될 때, 필요 없이 많은 전력소모가 발생된다. 따라서 본 논문에서는 ALU의 P/G 블록에서 발생되는 글리치를 제거하는 구조를 제안하였다. P/G블록에서 글리치가 제거되면 다음 단인 Sum 발생 블록에서 글리치에 의한 신호천이가 줄어들고, 이에 따라 전력소모가 줄어든다. P/G 블록의 출력 단에 발생되는 글리치 제거를 위해, 기존의 P/G블록내에 래치를 삽입하였다. 래치의 인에이블 신호는 P/G블록의 출력 인에이블 시간을 제어함으로써, P/G블록의 출력 단의 글리치를 제거시키는 역할을 한다. 16비트 ALU를 구현하여 HSPICE로 모의 실험한 결과, 제안한 구조는 지연시간의 증가가 거의 없으면서 약 28%의 글리칭 전력소모가 감소되었다.

Keywords

References

  1. Anantha P. Chandrakasan and Robert W. Brodersen, 'Low Power Digital CMOS Design', Kluwer academic publishers, 1995
  2. Jan M. Rabaey and Massoud Pedram, 'Low Power Design Methodolgies', Kluwer academic publishers, 1996
  3. Gary K Yeap, 'Practical Low Power Digital VLSI Design,' Kluwer academic publishers, 1998
  4. David A Patterson and John L. Hennessy, 'Computer organization & design the hardware/software interface', Morgan Kaufmann Publishers, pp. 470-476, 1998
  5. Peter Pirsch, 'Architectures for Digital Signal Processing', John Wiley & Sons, New York, pp. 306-312, 1996
  6. Wayne Wolf, 'Modern VLSI Design-A systems approach', Prentice Hall-Inc., pp. 228-230, 1994
  7. Carver Mead and Lynn Conway, 'Introduction to VLSI system', Addition-wesley publishing compony, pp 150-154, 1980
  8. Abdellatif Bellaouar and Mohamed I. Elmasry, 'Low Power Digital VLSI Design', Kluwer academic publishers, pp 451-454, 1995
  9. Makoto Suzuki., et al., 'A 1.5ns 32-b CMOS ALU in Double Pass-Transistor Logic', IEEE J. Solid-State Circuits, Vol. 28, No. 11, November. 1993 https://doi.org/10.1109/4.245595
  10. Yong Surk Lee et al, 'Fast and gate-count efficient arithmetic logic unit', IEE Electronics letters, Vol. 32, No. 23, November, 1996 https://doi.org/10.1049/el:19961432
  11. 공배선, '고성능 마이크로프로세서를 위한 32-Bit Data-Path의 설계', 석사학위 논문, 한국과학기술원, 1991
  12. 유범선, 이중석, 이기영, 조태원 'Switched capacitance 감소를 통한 저전력 16비트 ALU 설계', 전자공학회 논문지 제37권 SD편, 제1호, 2000
  13. Anand Raghunathan et al, 'Register Transfer Level Power Optimization with Emphasis on Glitch Analysis and Reduction', IEEE transactions on CAD of integrated circuit and systems, Vol. 18, No. 8, August, 1999 https://doi.org/10.1109/43.775632
  14. Hema Kapadia et al, 'Reducing Switching Activity on Datapath Buses with Control-Signal Gating', IEEE J. of Solid-State Circuits, Vol. 34, No. 3, pp 405-414, March, 1999 https://doi.org/10.1109/4.748193
  15. C. Lemonds and S. Shetti, 'A Low Power 16 by 16 Multiplier Using Transition Reduction Circuitry', International Workshop on Low Power Design, pp. 139-142, 1994
  16. Edwin de Angel and Earl E. Swartzlander, 'Techniques for Low Power Paralell Multipliers', IEEE Computer Society TCVLSI Technical Bulletin, Spring, 2000
  17. Wei-Chang Tsai et al, 'Accurate Logic-Level Power Simulation Using Glitch Filtering and Estimation', Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems '96, 1996 https://doi.org/10.1109/APCAS.1996.569279
  18. Alain Guyot and Selim Abou-Samra, 'Low Power CMOS Digital Design,' Proceedings of the Tenth International Conference on Mcroelectronics, pp. IP 6-13, 1998 https://doi.org/10.1109/4.126534
  19. Dirk Rabe and Wolfgang Nebel, 'Short Circuit Power Consumption of Glitches', In proceedings of the International symposium on Low Power Electronics and Design, 1996 https://doi.org/10.1109/LPE.1996.547493
  20. T. Shikata et al., 'A Single-Chip Low Power DSP/RISC CPU with $0.25{\mu}m$ CMOS Technology', IEEE Custom Integrated Circuit Conference, pp. 123-126, 1998 https://doi.org/10.1109/CICC.1998.694920
  21. Luca. Benini et al., 'Glitch Power Mnimization by Selective Gate Freezing', IEEE Transactions on VLSI Systems, Vol. 8, No. 3, June, 2000 https://doi.org/10.1109/92.845895
  22. 경북대학교 'DSP Macro Library 개발에 관한 연구', ASIC 기반기술과제 3차년도 보고서, pp. 47-48, 1996
  23. DSP/MSP Product Reference Manual, Analog Devices, 1995
  24. T. P. Kelliher, R M Owens, M J. Irwin, and T T Hwang, 'ELM-A Fast Addition Algorithm Discovered By a Program' IEEE Transactions on Computers, Vol. 41, No. 9, September, 1992 https://doi.org/10.1109/12.165399
  25. C. Nagendra, M. J. Irwin, and R. M. Owens, 'Area-Time-Power Tradeoffs in Parallel Adders' IEEE Transactions on Circuits and Systems-II Analog and digital signal processing, Vol. 43, No. 10, October, 1996 https://doi.org/10.1109/82.539001
  26. John L. Hennessy and David A Patterson, 'Computer architecture A Quantitative Approach', Morgan Kaufmann Publishers, pp. D-15- D-22, 1996
  27. Digital Signal Processing Applications with the TMS320 Family - Theory, Algorithm and Implementations - , Digital Signal Processor Products, Texas Instruments, 1990
  28. TMS320C2X User's Guide, Digital Signal Processor Products, Texas Instruments, 1993
  29. IEEE Transactions on Computers v.41 no.9 ELM-A Fast Addition Algorithm Discovered By a Program T.P.Kelliher;R.M.Owens;M.J.Irwin;T.T.Hwang
  30. IEEE Transactions on Circuits and Systems-Ⅱ Analog and digital signal processing v.43 no.10 Area-Time-Power Tradeoffs in Parallel Adders C.Nagendra;M.J.Irwin;R.M.Owens
  31. Computer architecture A Quantitative Approach John L. Hennessy;David A. Patterson
  32. Digital Signal Processor Products Digital Signal Processing Applications with the TMS320 Family -Theory. Algorithm and Implementations Texas Instruments
  33. TMS320C2x User's Guide Digital Signal Processor Products Texas Instruments