참고문헌
- A. P. Chandrakasan and R. W. Broderson, Low Power Digital CMOS Design, Kulwer Academic Publishers, 1995
- M. R. Stan and W. P. Burleson, 'Bus-invert coding for low-power I/O,' IEEE Transactions on VLSI Systems, vol. 3, no. 1, pp.49-58, 1995 https://doi.org/10.1109/92.365453
- D. Liu and C. Svensson, 'Power consumption estimation in CMOS VLSI chips.' IEEE Journal of Solid State Circuits, Vol. 29, No. 6, pp. 663-670, 1994 https://doi.org/10.1109/4.293111
- C. L. Su, C. Y. Tsui, and A. M. Despain, Saving power in the control path of embedded processors,' IEEE Design and Test of Computer, vol 11, no. 4, pp. 24-30, 1994 https://doi.org/10.1109/54.329448
- L. Benni, G. De Micheli, E. Macii, D. Scivto, and C. Silvano, 'Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems,' Proceedings of Grate Lakes Symposium on VLSI, pp.77-82, 1997 https://doi.org/10.1109/GLSV.1997.580414
- L. Benni, G. De Micheli, E. Macii, M. Poncino, and S. Quer, 'System-level power optimization of special purpose applications, the beach solution,' Proceedings of the International Symposium on Low Power Electronics and Design, pp.24-29, 1997
- Y. Shin, S. Chae and K. Choi, 'Reduction of bus transitions with partial bus-invert coding,' IEEE Electronics Letters, vol. 34, no. 7, pp.642-643, 1998 https://doi.org/10.1049/el:19980424
- P. R. Panda and N.D. Dutt, '1995 high level synthesis design repository,' Proceedings of International Symposium on System Synthesis, 1995 https://doi.org/10.1145/224486.224537
- M. R. Stan and W. P. Burleson, 'Limited Weight Codes for Low Power I/O,' International Workshop on Low Power Design, pp.209-214, 1994
- LSI Logic Inc., G10-p Cell-Based ASIC Products Databook, 1996
- Synopsys Inc., DesignWare Components Databook, 1996