ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

Efficient Path Delay Test Generation for Custom Designs

  • Received : 2000.02.17
  • Published : 2001.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

Due to the rapidly growing complexity of VLSI circuits, test methodologies based on delay testing become popular. However, most approaches cannot handle custom logic blocks which are described by logic functions rather than by circuit primitive elements. To overcome this problem, a new path delay test generation algorithm is developed for custom designs. The results using benchmark circuits and real designs prove the efficiency of the new algorithm. The new test generation algorithm can be applied to designs employing intellectual property (IP) circuits whose implementation details are either unknown or unavailable.

Keywords

References

  1. Proc. of Int’l Test Conf. On the Detection of Delay Faults Pramanick, A.;Reddy, S.
  2. IEEE Trans. on CAD Delay Fault Test Generation and Synthesis for Testability under A Standard Scan Design Methodology Cheng, K.;Devadas, S.;Keutzer, K.
  3. Proc. of Design Automation Conf. Parallel Pattern Fault Simulation of Path Delay Faults Schulz, M.;Fink, F.;Fuchs, K.
  4. Proc. of Int’l Test Conf. Model for Delay Faults Based Upon Paths Smith, G.
  5. Proc. of Int’l Conf. on Computer Aided Design An Automatic Test Pattern Generator for the Detection of Path Delay Faults Reddy, S.;Lin, C.;Patil, S.
  6. IEEE Trans. on CAD no.Sept. On Delay Fault Testing in Logic Circuits Lin, C.
  7. Proc. of Int’l Test Conf. On Multiple Path Propagating Tests for Path Delay Faults Pramanick, A.;Reddy, S.
  8. Proc. of Int’l Test Conf. Partial Enhanced Scan Approach to Robust Delay Fault Test Generation for Sequential Circuits Cheng, K.;Devadas, S.;Keutzer, K.
  9. Proc. of Design Automation Conf. Robust Delay Fault Test Generation and Synthesis for Testability under a Standard Scan Design Methodology Cheng, K.;Devadas, S.;Keutzer, K.
  10. Proc. of Int’l Conf. on Computer Design Path Delay Fault Simulation for a Standard Scan Design Methodology Kang, S.;Underwood. B.;Law, W.
  11. Proc. of Int’l Test Conf. Fastpath : A Path Delay Test Generator for Standard Scan Designs Underwood, B.;Kang, S.;Law, W.;Konuk, H.
  12. Proc. of Design Automation Conf. Delay Fault Models and Test Generation for Random Logic Sequential Circuits Chakraborty, T.;Agrawal, V.;Bushnell, M.
  13. Proc. of European Test Conf. Fast Test Pattern Generation for All Path Delay Faults Considering Various Test Classes Fuchs, K.;Wittmann, H.;Antreich, K.
  14. Southeast Symp. on Mixed Signal Design Functional Based ATPG for Path Delay Faults Michael, M.;Tragoudas, S.
  15. ACM Trans. on Design Automation of Electronic Systems no.Apr. Functional Test Generation for Delay Faults in Combinational Circuits Pomeranz, I.;Reddy, S.
  16. Proc. of Int’l Conf. on Computer Aided Design Functional Test Generation for Delay Faults in Combinational Circuits Pomeranz, I.;Reddy, S.
  17. IEEE Trans. on Computers no.Feb. Synthesis of Delay Verifiable Combinational Circuits Ke, W.;Menon, P.
  18. Proc. of Int’l Test Conf. Delay Fault Testing of IP-Based Designs Via Symbolic Path Modeling Kim, H.;Hayes, J.
  19. Proc. of VLSI Test Symp. Path Delay Fault Testing of ICs with Embedded Intellectual Blocks Nikolos, D.;Haniokatis, T.;Vergos, H.;Tsiastouhas, Y.
  20. Proc. of Int’l Symp. on Circuits and Systems Combinational Profiles of Sequential Benchmark Circuits Brglez, F.;Bryan, D.;Kozminski, K.