References
- Jose Monteiro and Srinvas Devadas, Computer-Aided Design Techniques For Low Power Sequential Logic Circuits, Kluwer Academic Publishers, 1997
- J. Fishburn and A. Dunlop, 'TILOS : A posynomial programming approach to transistorsizing,' in Proceeding of the IEEE International Conference on Computer-Aided Design, pp.326-328, 1985
- S. S. Sapatnekar, V. B. Rao, P. M. Vaildya, and S. M. Kang, 'An exact solution to the transistor sizing problem for CMOS circuits using convex optimization,' IEEE Transactions on Computer-Aided Design, vol. 12, pp. 1621-1634, Nov. 1993 https://doi.org/10.1109/43.248073
- M. Borah, R. M. Owens, and M. J. Irwin, 'Transistor sizing for low power CMOS circuits,' IEEE Transactions on Computer-Aided Design. vol. 15. pp 665-671, June 1996 https://doi.org/10.1109/43.503935
- K. J. Singh and A. Samgiovanni-Vincentelli, 'A heuristic algorithm for the fanout problem,' in Proceedings of the ACM/IEEE Design Automation Conference, pp. 357-360, 1988 https://doi.org/10.1109/DAC.1990.114882
- C. L. Berman, J. I,. Carter, and K. L. Day, 'The fanout problem : From theory to practice,' in Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conference, pp. 69-99, 1989
- Yanbin Jiang, Sachin Sapatnekar, Cyrus Bamji and Juho Kim, 'Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization,' IEEE Transactions VLSI systems. pp625-633, 1998 https://doi.org/10.1109/92.736136
- A. Raiston and P. Ravinowitz, A First Course in Numerical Analysis. New York: McGraw-Hill, 1978
- Juho Kim, Cyrus Bamji, Yanbin Jiang and Sachin Sapatnekar, 'Concurrent Transistor Sizing and Buffer Insertion by Considering Cost-Delay Tradeoffs,' Proceedings of 1997 International Symposium on Physical Design, pp. 130-135 https://doi.org/10.1145/267665.267703
- J. Rubinstein, P. Penfield, and M. A. Horowitz, 'Signal delayin RC tree networks,' IEEE Transactions on Computer-Aided Design, vol. CAD-2, pp. 202-211, July 1983
- W. C. Elmore. 'The Transient Response of Damped Linear Networks with Particular Regardto Wideband Amplifiers,' Journal of Applied Physic, vol 19(1), pp. 55-63, 1948 https://doi.org/10.1063/1.1697872
- C. L. Fang and W. B. Jone, 'Timing Optimization by Gate Resizing and Critical Path Identification,' IEEE Transactions on Computer Aided Design, Vol.14, No 2, pp.201-217, February 1995 https://doi.org/10.1109/43.370424
- J. Kim, Y. Hsu, and D. Du, 'A New Gate Selection Method for Resizing to Circuit Performance Optimization,' in Proc. ISCAS, Vol. 4, pp.461-464, May 1996 https://doi.org/10.1109/ISCAS.1996.542001
- M. Borah, R. M. Owens, and M. J. Irwin, 'Transistor Sizing for Minimizing Power Consumption of CMOS Circuits under Delay Constraint,' in Proc. Int'l Symp. on Low PowerDesign, pp.167-172, April 1995 https://doi.org/10.1145/224081.224111
- M. Sarrafzadeh and D. S. Chen, 'An Exact Algorithm for Low Power Library-Specific Gate Resizing,' in Proc. 33rd Design Automation Conference, pp.783-788,June 1996 https://doi.org/10.1145/240518.240666
- P. Girard, C. Landrault, S. Pravossoudovich, and D. Severac, 'A Gate Resizig Technique for High Reduction in Power Consumption,' in Proc. Int'l Symp. on Low Power Design, pp.281-286, August 1997 https://doi.org/10.1145/263272.263352
- C. H. Tan and J. Allen, 'Minimiztion of Power in VLSI Circuits Using Transistor Sizing, Input Ordering, and Statistical Power Estimation,' in Proc. Int'l Symp. on Low Power Design, pp.75-80, August 1994