한국정보과학회논문지:시스템및이론 (Journal of KIISE:Computer Systems and Theory)

한국정보과학회 (Korean Institute of Information Scientists and Engineers)
권호 표지

객체 인식을 위한 다중처리 마이크로프로세서의 성능 평가

Performance Evaluation of an On-Chip Multiprocessor for Object Recognition

  • 정용화 (한국전자통신연구원 컴퓨터시스템연구부) ;
  • 박경 (한국전자통신연구원 컴퓨터시스템연구부) ;
  • 최성훈 (한국전자통신연구원 컴퓨터시스템연구부) ;
  • 한우종 (한국전자통신연구원 컴퓨터시스템연구부)
  • 발행 : 2000.06.15
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

객체 인식은 고성능 컴퓨팅을 필요로 하는 흥미있는 응용 분야이다. 현재 대부분의 고성능 컴퓨터는 슈퍼스칼라 구조의 범용 마이크로프로세서를 채택하고 있으나, 반도체 집적도가 증가함에 따라 슈퍼스칼라 구조를 대신할 다중처리 마이크로프로세서 구조가 제안되고 있다. 본 논문에서는 다중처리 마이크로프로세서 구조가 객체 인식 응용에 적합한지를 분석한다. 성능 특성을 확인하기 위하여 먼저 프로그램구동방식의 마이크로프로세서 시뮬레이터와 프로그래밍 환경을 개발하였다. 이를 기반으로 시뮬레이션을 수행한 결과, 다중처리 마이크로프로세서가 작은 오버헤드로 쓰레드 수준의 병렬성을 적절히 활용하고 있어 객체 인식 응용에 적합한 구조임을 확인하였다.

Object recognition is a challenging application for high-performance computing. Currently, the superscalar architecture dominates todays microprocessor marketplace. As more transistors are integrated onto larger die, however, an on-chip multiprocessor is regarded as a promising alternative to the superscalar microprocessor. This paper examines the behavior of the object recognition on the on-chip multiprocessor, which will be employed in general-purpose parallel machines. To obtain the performance characteristics of the microprocessor, a program-driven simulator and its programming environment were developed. The simulation results showed that the on-chip multiprocessor can exploit thread level parallelisms effectively and offer a promising architecture for the object recognition application.

키워드

참고문헌

  1. A. Choudhary and S. Ranka, Parallel Processing for Computer Vision and Image Understanding, IEEE Computer, Vol. 25, No. 2, pp. 7-11, 1992
  2. B. Wah, et al., Report on Workshop on High Performance Computing and Communications for Grand Challenge Applications: Computer Vision, Speech and Natural Language Processing, and Artificial Intelligence, IEEE Tr. on Knowledge and Data Engineering, Vol. 5, No. 1, pp. 138-154, 1993 https://doi.org/10.1109/69.204098
  3. V. Kumar, Parallel Architectures and Algorithms for Image Understanding, Academic Press, 1991
  4. C. Weems, Architectural Requirements of Image Understanding with respect to Parallel Processing, IEEE Proceedings, Vol. 79, No. 4, pp. 537-547, 1991 https://doi.org/10.1109/5.92046
  5. C. Weems, et al., Parallel Processing in the DARPA Strategic Computing Vision Programs, IEEE Expert, Vol. 6, No. 5, pp. 23-38, 1991 https://doi.org/10.1109/64.97789
  6. C. Wang, P. Bhat, and V. Prasanna, High Performance Computing for Vision, IEEE Proceedings, Vol. 84, No. 7, pp. 931-946, 1996 https://doi.org/10.1109/5.503296
  7. D. Culler, J. Singh, and A. Gupta, Parallel Computer Architecture A Hardware/Software Approach, Morgan Kaufmann, Pub., 1998
  8. M. Slater, The Microprocessor Today, IEEE Micro, Vol. 16, No. 6, pp. 32-45, 1996 https://doi.org/10.1109/MM.1996.546563
  9. D.Wall, Limits of Instruction Level Parallelism, WRL Research Report, Digital Western Research Laboratory, 1993
  10. J. Wilson, Challenges and Trends in Processor Design, IEEE Computer, Vol. 31, No. 1, pp. 39-50, 1998 https://doi.org/10.1109/2.641976
  11. S. Egger, et al., Simultaneous Mutithreading: A Platform for Next-Generation Processor, IEEE Micro, Vol. 17, No. 5, pp. 12-19, 1997 https://doi.org/10.1109/40.621209
  12. B. Nayfe, L. Hammond, and K. Olukotun, Evaluation of Design Alternatives for Multiprocessor Microprocessor, Proc. of Intl Symp. on Computer Architecture, pp. 66-77, 1996 https://doi.org/10.1109/ISCA.1996.10017
  13. L. Hammond, et al., A Single-Chip Multiprocessor, IEEE Computer, Vol. 30, No. 9, pp. 79-85, 1997 https://doi.org/10.1109/2.612253
  14. S. Amarashinhe, et al., Multiprocessors From a Software Perspective, IEEE Micro, Vol. 16, No. 3, pp. 52-61, 1996 https://doi.org/10.1109/40.502406
  15. A. Agarwal, et al., Performance Tradeoff in Multithreading Processors, IEEE Tr. on Parallel and Distributed Systems, Vol. 3, No. 5, pp. 525-539, 1992 https://doi.org/10.1109/71.159037
  16. J. Singh, W. Weber, and A. Gupta, SPLASH: Stanford Parallel Applications for Shared Memory, Computer Architecture News, Vol. 20, No. 1, pp. 5-44, 1992
  17. C. Weems, et al., The DARPA Image Understanding Benchmark for Parallel Computers, J. of Parallel and Distributed Computing, Vol. 11, No. 1, pp. 1-24, 1991 https://doi.org/10.1016/0743-7315(91)90067-J
  18. J. Fisher, Very Long Instruction Word Architecture and the ELI-512, Proc. of Intl Symp. on Computer Architecture, pp. 140-150, 1983
  19. 박경 외 3인, 다중처리 마이크로프로세서 설계, 대한전자공학회 추계학술대회 논문집, pp. 717-720, 1996
  20. IEEE, POSIX P1003.4a: Threads Extension for Portable Operating Systems, 1994