Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

Synthesis of Asynchronous Circuits from Deterministic Signal Transition Graph with Timing Constraints

시간 제한 조건을 가진 결정성 신호 전이 그래프로부터 비동기 회로의 합성

  • 김희숙 (원광대학교 컴퓨터공학과) ;
  • 정성태 (원광대학교 컴퓨터및정보통신공학부)
  • Published : 2000.02.15
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a deterministic signal transition graph specification with timing constraints. First, a timing analysis extracts the timed concurrency and timed causality relations between any two signal transitions. Then, a hazard-free implementation under the timing constraints is synthesized by constructing a precedence graph and finding paths in the graph. The major result of this work is that the method does not suffer from the state explosion problem, achieves significant reductions in synthesis time, and generates circuits that have nearly the same area as compared to previous methods.

본 논문에서는 시간 제한 조건을 가진 신호 전이 그래프로부터 바동기 회로를 합성하는 방법을 기술한다. 이 방법에서는 기존의 방법과는 달랴 상태 그래프를 생성하지 않고 신호 전이 그래프로부터 직접 신호 전이들간의 관계를 구하여 비동기 회로를 합성한다. 본 논문의 합성 과정에서는 먼저 타이밍 분석을 통하여 임의의 두 신호 전이 사이에 시간 제한 조건 내에서 병렬 관계와 인과 관계가 있는지를 구 한다. 그 다음에는 이들 관계들로부터 우선 순위 그래프를 생성하고 이 그래프 상에서 경로들을 구함으로써 해저드가 없는 회로를 생성한다. 실험 결과에 의하면 본 논문에서 제안한 합성 방법은 상태 수가 많은 회로에 대해서 현저하게 합성 시간을 단축시킬 수 있을 뿐만 아니라 기존의 합성 방법과 비교하여 거의 같은 면적의 회로를 합성한다.

Keywords

References

  1. T.A. Chu, 'Synthesis of Self-timed VLSI Circuits from Graph Theoretic Specifications,' Ph.D. Thesis, Massachusetts Institute of Technology, 1987
  2. A.J. Martin, 'Programming in VLSI: From communicating processes to delay-insensitivecircuits,' In C. A. R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, pp. 1-64. Addison-Wesley, 1990
  3. P.A. Beerel and T. H.-Y. Meng, 'Automatic Gate-Level Synthesis of Speed-independent Circuits,' Proceedings of International Conference on Computer Aided Design, pp. 581-586, Nov. 1992 https://doi.org/10.1109/ICCAD.1992.279309
  4. V.I. Varshavsky, V.B. Marakhovshy, and V.V. Smolensky. 'Designing self-timed devices using the finite automaton model,' IEEE Design & Test of Computers, Vol. 12, No. 1, pp. 14-23, Spring 1995 https://doi.org/10.1109/54.350685
  5. K.Y. Yun, 'Automatic synthesis of extended burst-mode circuits using generalized C-elements,' In Proc. European Design Automation Conference (EURO-DAC), pp. 290-295, Sep. 1996 https://doi.org/10.1109/EURDAC.1996.558219
  6. L. Lavagno, K. Keutzer, and A. Sangiovanni-Vincentelli, 'Algorithms for Synthesis of Hazard-Free Asynchronous Circuits,' Proceedings of the 28th Design Automation Conference , 1991
  7. C.J. Myers, T. H.-Y. Meng, 'Synthesis of Timed Asynchronous Circuits,' IEEE Transitions on VLSI Systems, pp. 106-119 Jun. 1993 https://doi.org/10.1109/92.238425
  8. E. Pastor, J. Cortadella, A. Kondratyev, and O. Roig, 'Structural Methods for the Synthesis of Speed-Independent Circuits,' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, pp. 1108-1129, Nov. 1998 https://doi.org/10.1109/43.736185
  9. C.E. Molnar, I.W. Jones, B. Coates, and J. Lexau. 'A FIFO ring oscillator performance experiment,' Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1997 https://doi.org/10.1109/ASYNC.1997.587181
  10. K. McMillan, D.L. Dill, 'Algorithms for Interface Timing Verification,' In Proceedings of International Conference on Computer Design, 1992 https://doi.org/10.1109/ICCD.1992.276208
  11. P. Vanbekbergen, G. Goossens, D. De Man, 'Specification and Anslysis of Timing Constraints in Signal Transition Graphs,' In Proceeding of the European Design Automation Conference, 1992 https://doi.org/10.1109/EDAC.1992.205943
  12. T. Amon, H. Hulgaard, G. Borriello, S. Burns, 'Timing Analysis of Concurrent Systems,'Technical Reports UW-CS-TR-92-11-01, University of Washington, 1992
  13. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanvekbergen, and Yakovlev, 'Basic Gate Implementation of Speed-independent Circuits,' In Proceedings of Design Automation Conference, pp. 56-62 Jun. 19942
  14. K.S. Stevens, S.V. Robinson, and A.L. Davis, 'The Post Office - Communication Support for Distributed Ensemple Architectures,' In Proceeding of 6th International Conference on Distributed Computing Systems, pp. 567-571, 1986
  15. T.G. Rokicki and C.J. Myers, 'Automatic Verification of Timed Circuits,' In Proceedings of the conference on Computer Aided Verification, June 1994