Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

Incremental Design of MIN using Unit Module

단위 모듈을 이용한 MIN의 점증적 설계

  • 최창훈 (상주대학교 컴퓨터공학과) ;
  • 김성천 (서강대학교 컴퓨터학과)
  • Published : 2000.02.15
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a new class of MIN (Multistage Interconnection Network) called SCMIN(ShortCut MIN) which can form a cheap and efficient packet switching interconnection network. SCMIN satisfies full access capability(FAC) and has multiple redundant paths between processor-memory pairs even though SCMIN is constructed with 2.5N-4 SEs which is far fewer SEs than that of MINs. SCMIN can be constructed suitable for localized communication by providing the shortcut path and multiple paths inside the processor-memory cluster which has frequent data communications. Therefore, SCMIN can be used as an attractive interconnection network for parallel applications with a localized communication pattern in shared-memory multiprocessor systems.

본 논문에서는 적은 비용으로 효율적인 패킷 스위칭 상호연결 네트워크를 구성할수 있는 새로운 부류의 MIN (Multistage Interconnection Network)인 SCMIN(ShortCut MIN)을 제안한다. SCMIN은 기존 MIN에서의 스위칭 소자 갯수 보다 매우 적은 수인 2.5N-4 개의 스위칭 소자만을 사용할지라도 FAC(Full Access Capability)를 만족하고, 또한 프로세서-메모리 쌍에 대해 다수개의 중복 경로를 제공할 수 있게 된다. SCMIN은 통신이 빈번하게 발생되는 프로세서 메모리 클리스터에 보다 짧은 경로를 제공하고, 또한 이들에 대한 대체 경로를 제공하여 지역화된 통신 형태의 응용 분야에 적합하도록 설계되었다. 따라서 SCMIN은 공유 메모리 다중 프로세서 시스템에서 지역화된 통신 형태를 갖는 병렬 응용 분야에 적합한 MIN으로 활용될 수 있을 것이다.

Keywords

References

  1. S.G. Abraham, and E.S. Davidson, 'A Communication Model for Optimizing Hierarchical Multiprocessor System,' In Proc. Int'l Conf on Parallel Processing, pp.467-474, 1986
  2. G.B. Adams III, D.P. Agrawal, and H.J. Siegel, 'A Survey and Comparison of Fault-Tolerant Multistage Interconnection Network,' IEEE, Compt., pp.14-27, June, 1987
  3. R. Agrawal and H.V. Jagadish, 'Partitioning Techniques for Large-Grained Parallelism,' IEEE Trans. Compt., vol. C-37, pp.1627-1634,. Dec., 1988 https://doi.org/10.1109/12.9739
  4. B.D. Alleyne and I.D. Scherson, 'Expanded Delta Networks for Very Large Parallel Computer,' In Proc. Int'l Conf. on Parallel Processing, vol. l, pp.127-131, 1992
  5. R.J. Baron and L. Higbie, Computer Architecture Case Studies, Addison-Wesley Pub., 1992
  6. P.T. Breznay and M.A. Lopez, 'A Class of Static and Dynamic Hierarchical Interconnection Networks,' In Proc. Int'l Conf. on Parallel Processing, vol. I, pp.59-62, 1994 https://doi.org/10.1109/ICPP.1994.15
  7. C.M. Chiang, S. Bhattacharya, and L.M. Li, 'Multicast in Extra-Stage Multistage Interconnection Networks,' In Proc. the 6th IEEE Symp. on Parallel and Distributed Processing, pp.452-459, Oct., 1994 https://doi.org/10.1109/SPDP.1994.346135
  8. A.L. Decegama, The Technology of Parallel Processing : Parallel Processing Architectures and VLSI hardware volume I, Prentice-Hall International Editions, 1989
  9. M. Dubois and S.S. Thakkar, Cache and Interconnect Architectures in Multiprocessors, Kluwer Academic Pub., 1990
  10. T. Hanawa, H.Amano, and Y. Fujikawa, 'Multistage Interconnection Networks with multiple outlets,' In Proc. Int'l Conf on Parallel Processing, vol. I, pp.1-8, 1994 https://doi.org/10.1109/ICPP.1994.133
  11. M. Jurczyk and T. Schwederski, 'On Partially Dilated Multistage Interconnection Networks with Uniform Traffic and Nonuniform Traffic Spot,' Proc. of 5th IEEE Symp. on Parallel and Distributed Processing, pp.788-795, 1993 https://doi.org/10.1109/SPDP.1993.395452
  12. V.P. Kumar and S.M. Reddy, 'Augmented Shuffle-Exchange Multistage Interconnection Networks,' IEEE Compt., pp.30-40, Aug., 1987 https://doi.org/10.1109/MC.1987.1663588
  13. K.Y. Lee and W. Hegazy, 'The Extra Stage Gamma Network,' IEEE Trans. Compt., vol. C-37, pp.1445-1450, Nov., 1988 https://doi.org/10.1109/12.8715
  14. N. Suzuki, Shared Memory Multiprocessing, The MIT Press, 1992
  15. D.A. Patterson and J.L. Hennessy, Computer Architecture A Quantitative Approach, Morgan Kaufmann Pub., 1996
  16. G.F. Pfister et al., 'The IBM Research Parallel Processor Prototype(RP3): Introduction and Architecture,' In Proc. Int'l Conf. on Parallel Processing, pp.764-771, 1985
  17. D.K. Pradhan, Fault-Tolerant Computer System Design, Prentice-Hall PTR, 1996
  18. SES/workbench Rel. 3.0, Scientific and Engineering Software, Inc., 1995