Journal of KIISE:Software and Applications (한국정보과학회논문지:소프트웨어및응용)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

An Adaptive Bit-reduced Mean Absolute Difference Criterion for Block-Matching Algorithm and Its VlSI Implementation

블럭 정합 알고리즘을 위한 적응적 비트 축소 MAD 정합 기준과 VLSI 구현

  • 오황석 (한국전자통신연구원 가상현실연구개발센터) ;
  • 백윤주 (숙명여자대학교 정보과학부) ;
  • 이흥규 (한국과학기술원 전산학과)
  • Published : 2000.05.15
Download PDF
⟨ Previous Next ⟩

Abstract

An adaptive bit-reduced mean absolute difference (ABRMAD) is presented as a criterion for the block-matching algorithm (BMA) to reduce the complexity of the VLSI Implementation and to improve the processing time. The ABRMAD uses the lower pixel resolution of the significant bits instead of full resolution pixel values to estimate the motion vector (MV) by examining the pixels Ina block. Simulation results show that the 4-bit ABRMAD has competitive mean square error (MSE)results and a half less hardware complexity than the MAD criterion, It has also better characteristics in terms of both MSE performance and hardware complexity than the Minimax criterion and has better MSE performance than the difference pixel counting(DPC), binary block-matching with edge-map(BBME), and bit-plane matching(BPM) with the same number of bits.

블럭 정합 알고리즘의 VLSI 구현시 복잡도를 줄이고, 수행 속도를 높이기 위하여 새로운 정합 기준인 적응적 비트 축소 MAD(adaptive bit-reduced mean absolute difference:ABRMAD)를 제안한다. ABRMAD는 기존의 MAD에서 화소의 모든 비트를 비교하는 대신, 화소를 구성하는 중요한 비트만을 고려하여 축소된 화소 값을 비교하여 움직임 벡터를 찾는다. 실험을 통하여, 제안한 정합 기준은 기존의 MAD 정합 기준에 비하여 낮은 하드웨어 복잡도를 가지면서 MSE(mean square error) 측면에서 유사한 성능을 가짐을 보인다. 또한 기존의 비트 수 축소형 정합 기준인 DPC(difference pixel counting), BBME(binary-matching with edge-map), 그리고 BPM(bit-plane matching)과 비교하여 같은 수의 비트를 사용하였을 경우 좋은 MSE 성능을 가짐을 보인다.

Keywords

References

  1. M. Liou, 'Overview of the $p{\times}64 kbit/s$ Video Coding Standard,' Comm. ACM, vol. 34, no, 4, pp, 59-63, 1991 https://doi.org/10.1145/103085.103091
  2. R. Schaphorst, 'Draft Recommendation H.263(Video coding for low bitrate communication),' ITU-T SG15 WP15/1, 1995
  3. D. L. Gall, 'MPEG: A video compression standard for multimedia application,' Comm. ACM, vol. 34, no. 4, pp. 46-58, 1991 https://doi.org/10.1145/103085.103090
  4. K. Yang, M. Sun, and L. Wu, 'A family of VLSI designs for the motion compensation block-matching algorithm,' IEEE Trans. Circ. Syst., vol. 36, no. 10, pp. 1317-1325, 1989 https://doi.org/10.1109/31.44348
  5. T. Komarek and P. Pirsch, 'Array architecture for block-matching algorithms,' IEEE Trans. Circ. Syst., vol. 36, no. 10, pp. 1301-1308, 1989 https://doi.org/10.1109/31.44346
  6. L. D. Vos and :M. Stegherr, 'Parameterizable VLSI architectures for the full-search block-matching algorithm,' IEEE Trans. Circ. Syst., vol. 36, no. 10, pp. 1309-1316, 1989 https://doi.org/10.1109/31.44347
  7. H. G. Musmann, P. Pirsch, and H. Grallert, 'Advances in picture coding,' Proc. IEEE, vol. 73, no. 4, pp. 523-548, 1985
  8. J. R. Jain and A. K. Jain, 'Displacement measurement and its application in interframe image coding,' IEEE Trans. Comm., vol. 29, no. 12, pp. 1799-1806, 1981 https://doi.org/10.1109/TCOM.1981.1094950
  9. T. Koga, K. linuma, A. Hirano, Y. Iijima, and T. Ishiguro, 'Motion-compensated interframe coding for video conferencing,' Proc. NTC81, pp. G5.3.1-G5.3.5, 1981
  10. R. Srinivasan and K. R. Rao, 'Predictive coding based on efficient motion estimation,' IEEE Trans. Comm., vol. 33, no. 8, pp. 888-896, 1985 https://doi.org/10.1109/TCOM.1985.1096398
  11. M. -J. Chen, L. -G. Chen, T. -D. Chiueh, and Y. -P. Lee, 'A new block-matching criterion for motion estimation and its implementation,' IEEE Trans. Circ. Syst. Video Tech, vol. 5, no. 3, pp. 231-236, 1995 https://doi.org/10.1109/76.401100
  12. S. Lee, J. M. Kim and S. -I. Chae, 'New motion estimation using low-resolution quantization for MPEG2 video encoding,' Proc IEEE Workshop on Signal Processing, pp. 428-437, 1996 https://doi.org/10.1109/VLSISP.1996.558375
  13. M. M. Mizuki, U. Y. Desai, I. Masaki, and A. Chandrakasan, 'A binary block-matching architecture with reduced power consumption and silicon area requirement,' Proc. ICASSIP, pp. 3248-3251, 1996 https://doi.org/10.1109/ICASSP.1996.550569
  14. B. Natarajan, V. Bhaskaran, and K. Konstantinides, 'Low-complexity block-based motion estimation via one-bit transforms,' IEEE Trans. Circ. Syst. Video Tech, vol. 7, no. 4, pp. 702-706, 1997 https://doi.org/10.1109/76.611181
  15. Y. Baek, H. -S. Oh, and H. -K. Lee, 'New block-matching criterion for efficient VLSI implementation of motion estimation,' Electro. Lett., vol. 32, no. 13, pp. 1184-1185, 1996 https://doi.org/10.1049/el:19960766
  16. Computer arithmetic: principles, architectures, and design, John Wiley & Sons. 1979
  17. Telenor H.263 software, Telenor reaearch at http://www.nta.no/Brukere/DVC/H263_software/
  18. H. Gharavi and M. Mills, 'Block matching motion estimation algorithm - new results,' IEEE Trans, Circ. Syst., vol. 37, no. 5, pp. 649-651, 1990 https://doi.org/10.1109/31.55010