Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a $54{\times}54$-bit Multiplier Based on a Improved Conditional Sum Adder

개선된 조건 합 가산기를 이용한 $54{\times}54$-bit 곱셈기의 설계

  • 이영철 (東國大學敎 半導體科學科) ;
  • 송민규 (東國大學敎 半導體科學科)
  • Published : 2000.01.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a $54{\times}54$-bit multiplier based on a improved conditional sum adder is proposed. To reduce the multiplication time, high compression-rate compressors without Booth's Encoding, and a 108-bit conditional sum adder with separated carry generation block, are developed. Furthermore, a design technique based on pass-transistor logic is utilized for optimize the multiplication time and the power consumption by about 5% compared to that of conventional one. With $0.65{\mu}m$, single-poly, triple-metal CMOS process, its chip size is $6.60{\times}6.69\;mm^2$ and the multiplication time is 135.ns at a 3.3V power supply.

개선된 조건 합 가산기를 이용한 저전력 고속 $54{\times}54$-bit 곱셈기를 설계했다. 지연시간을 감소시키기 위해, Booth's Encoder 없이 높은 압축 율을 갖는 압축기들과 Carry 발생블록을 분리시킨 108-bit 조건 합 가산기를 제안하였다. 또한, 지연시간과 전력소모를 최적화하기 위해 패스 트랜지스터로직을 사용한 설계기법을 제안하였다. 제안된 곱셈기는 기존 곱셈기구조에 비해 약 12%의 지연시간과 5%의 전력소모가 감소하였으며, 0.65${\mu}m$ CMOS(Single-poly, triple-metal)공정을 사용하여 $6.60{\times}6.69mm^2$의 칩 크기와 공급전압 3.3V에서 13.5ns의 지연시간을 갖는다.

Keywords

References

  1. N.Ohkubo, et.al., 'A 4.4ns CMOS 54x54-b Multiplier Using Pass-Transistor Multiplexer', IEEE J.of Solid-State Circuits, Vol.30, no.3, pp.251-257, Mar., 1995
  2. M.Song, et.al., 'Power Optimization for Data Compressors of a Parallel Structured 54x54bit Multiplier', in Proc. IEEE ECCTD'95, pp. 427-430, Sep.,1995
  3. I.S.Abu-Khater, et.al., 'Circuit Technique for CMOS Low-Power High-Performance Multipliers', IEEE J. of Solid-State Circuits, Vol.31, no.10, pp.1535-1546, Oct.,1996 https://doi.org/10.1109/4.540066
  4. T.Sakurai, et.al., 'Low-Power Circuit Design for Multimedia VLSI', in Proc. IEEE ICVC'95, pp.37-42,Oct.,1995
  5. K.Yano, et.al., 'Top-Down Pass-Transistor Logic Design', IEEE J. of Solid-State Circuits, Vol.31, no.6, pp.792-803,Jun.,1996 https://doi.org/10.1109/4.509865
  6. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, 'A 3.8-ns CMOS $16{\times}16$-bit Multiplier Using complementary Pass-transistor Logic' IEEE J. Solid State Circuits, vol. 25, pp.388-395, 1990 https://doi.org/10.1109/4.52161
  7. K.Yano, et.al., 'Lean Integration : Achieving a Quantum Leap in Performance and Cost of Logic LSI's', in Proc. IEEE CICC'94, pp. 603-606, May, 1994
  8. L.G.Heller, et.al., 'Cascade Voltage Switch Logic ; A Differential CMOS Logic Family', in ISSCC Dig. Tech. Papers, pp.16-17, Feb., 1984
  9. A.Parameswar, et.al., 'A Swing Restored Pass-transistor Logic-Based Multiply and Accumulate Circuit for Multimedia Applications', IEEE J. of Solid-State Circuits, Vol.31, no.6, pp.804-809, Jun., 1996 https://doi.org/10.1109/4.509866
  10. M.Song, et.al., 'Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL)', in Proc. IEEE ESSCIRC '96, pp.120-123, Sep., 1996