References
- C.J. Alpert, J. Huang and A.B. Kahng, 'Multilevel Circuit Partitioning', 34th DAC, pp. 530- 533, 1997 https://doi.org/10.1145/266021.266275
- E. Balas and J.B. Mazzola, 'Quadratic 0-1 Programming by a New Linearization', Presented at the TIMS/ORSA Meeting, 1980
- R.E. Buckard and T. Bonniger, 'A Heuristic for Quadratic Boolean Programs with Applications to Quadratic Assignment Problems', European Journal of Operational Research, pp.374-386, 1983 https://doi.org/10.1016/0377-2217(83)90097-8
- V.C. Chan and D. Lewis, 'Hierarchical Partitioning for Field-Programmable Systems', ICCAD, pp. 428-435, 1997 https://doi.org/10.1109/ICCAD.1997.643571
- P.K. Chan, M.D.F. Schlag, J.Y. Zien, 'Spectral K-Way Ratio-Cut Partitioning and Clustering', 30th DAC, pp.749-754, 1993 https://doi.org/10.1145/157485.165117
- N.C. Chou, C.K. Cheng. W.J. Dai and R Lindelof, 'Circuit Partitioning for Huge Logic Emulation Systems', 31th DAC, pp. 244-249, 1994 https://doi.org/10.1145/196244.196365
- C.M. Fiduccia and R.M. Mattheyses. 'A Linear-time Heuristic for Improving Network Partitions', 19th DAC, pp. 175-181, 1982
- C. Kim and H. Shin, 'A Performance-Driven Logic Emulation System: FPGA Network Design and Performance-Driven Partitioning', IEEE Trans. on CAD of ICs and Systems, Vol. 15, No.5, May, 1996 https://doi.org/10.1109/43.506143
- Kleinhans, G. Sigle, F.M. Johannes and K.L. Antreich, 'Gordian : VLSI Placement by Quadratic Programming and Slicing Optimization', IEEE Trans. on CAD, Vol. 10, No.3, March, 1991 https://doi.org/10.1109/43.67789
- H. Krupnova, A. Abbara and G. Saucier, 'A Hierarchy-Driven FPGA Partitioning Method', 34th DAC, pp.522-525, 1997 https://doi.org/10.1145/266021.266271
- C. Lee, 'An Algorithm for Path Connections and Its Applications', IEEE Trans. on Electric Computer, VEC-10, pp. 346-365, Sept. 1961
- D.M. Lewis, D.R. Galloway, M. Ierssel, J. Rose and P. Chow, 'The Transmogrifier-2 : A 1 Million Gate Rapid-Prototyping System', IEEE Trans. on VLSI Systems, Vol. 6, No.2, June, 1998 https://doi.org/10.1109/92.678867
- S. Martello and P. Toth, Knapsack Problems, Chap. 7, pp. 189-220, 1990
- B.M. Riess, H.A. Gieselbrecht, and B. Wurth, 'A New K-Way Partitioning Approach for Multiple Types of FPGAs', Proc. of the Asia and Sourth Pacific DAC, pp. 313-318, 1995 https://doi.org/10.1109/ASPDAC.1995.486239
- L.A. Sanchis, 'Multiple-Way Network Partitioning', IEEE Trans. on Computers. Vol 38. No 1. Jan, 1989 https://doi.org/10.1109/12.8730
- V. Sankarasubramanian and D. Bhatia, 'Multi way Partitioner for High Performance FPGA Based Board Architectures', ICCAD, pp. 579-585, 1996 https://doi.org/10.1109/ICCD.1996.563609
- M. Shih and E.S. Kuh, 'Quadratic Boolean Programming for Performance-Driven System Partitioning', 30th DAC, pp.761-765, 1993 https://doi.org/10.1145/157485.165121
- M. Shih and E.S. Kuh, 'Circuit Partitioning by Capacity and I/O constraints', IEEE CICC, pp. 659-662, 1994 https://doi.org/10.1109/CICC.1994.379637
- J.Y. Zien, P.K. Chan and M. Schlag, 'Hybrid Spectral/Iterative Partitioning', ICCAD, pp. 436-440, 1997 https://doi.org/10.1109/ICCAD.1997.643572
- Xilinx, Inc., The Programmable Gate Array Data Book, Xilinx, San Jose, 1992
- Aptix, Inc., System Data Book, Aptix, 1993