

Progress in Si crystal and wafer technologies

Hideki Tsuya

Sumitomo Metal Industries Ltd., Sitix Division 2201, Oaza-Kamioda, Kouhoku-cho, Kishima-gun, Saga 849-0597, Japan

(Received June 6, 1999)

Abstract Progress in Si crystal and wafer technologies is discussed on single crystal growth, wafer fabrication, epitaxial growth, gettering, 300 mm and SOI. As for bulk crystal growth, the mechanism of grown-in defects (voids) formation, the success of grown-in defect free crystal growth technology and nitrogen doped crystal are shown. New wafer fabrication technologies such as both-side mirror polishing and etchingless process have been developed. The epitaxial growth of SiGe/Si heterostructure for high speed bipolar device is treated. Gettering technology under low temperature process such as RTP is important, and also it is shown that IG effect for Ni could be predicted using computer simulation of precipitate density and size. The development of 300 mm wafer and SOI has made progress steadily.

1. Introduction

The program of real ULSI mass-production using 300 mm wafers is delayed and will be performed after 2002 years. On the other hand, device miniaturization towards 130 nm is rapidly accelerated. Furthermore, various ULSI devices such as memory-logic hybrid device, so called System on a Chip (SOC) will be put into market.

Therefore, the wafer requirements such as flatness, particle, metal contamination and so on are becoming harder and severer with device shrinkage year by year. Silicon wafer as a basic material for ULSI has to meet these requirements. Furthermore, the cost reduction technologies are strongly expected. In this paper, progress in Si crystal and wafer technologies is discussed on single crystal growth, wafer fabrication, epitaxial growth, gettering, 300 mm and SOI.

2. Si single crystal growth

One of the most concerned issues in crystal growth is grown-in defects. Recently, the mechanism of grown-in defects (voids) formation has been well understood. Excess vacancies which are incorporated from melt aggregate at around 1100~1070°C, resulting in the formation of voids of which insides are covered by thin oxide layer of 2~4 nm due to the oxygen diffusion [1].

It is also widely recognized that the distribution of relative point defects, vacancy and self-interstitial, depends on the ratio of growth rate (V) and the axial temperature gradient at solid-liquid interface (G), V/G

[2]. In the case of larger V/G than the critical value of V/G around 0.2, vacancy becomes rich, on the other hand, for smaller V/G than the critical one, self-interstitial becomes rich. As shown conceptually in Fig. 1, the radial distribution of point defects and their aggregates depend on the distribution of V/G [3]. Generally, G increases at the crystal surface, resulting in the decrease of V/G. In the case of Conventional furnace due to the heat dissipation from crystal surface, OSF (Oxidation-induced Stacking Fault)-ring (Region B) locates at the periphery of crystal and almost all of crystals are occupied by voids (Region C). In the case of Improved 1, the position of OSF-ring moves towards the center of crystal. The vacancy-type defect free region (Region A) increases relatively and the one of voids decreases. In the case of Improved 2, OSF-ring




Fig. 1. Schematic growth concept for realizing grown-in defect free crystals [3].




Fig. 2. Mechanism of void annihilation and high density oxygen precipitates generation by nitrogen doping [6] (Courtesy of Dr. W. Ohashi).

disappears. Vacancy-type defect free and self-interstitial defect free region (Region D) are dominant. This region is called grown-in defects free area. With further lowering V/G, for example 0.15, dislocation cluster appears. By controlling V/G along the axial and radial directions, the success of grown-in defects free crystal growth was reported [4].

Nitrogen doped crystals are paid attention from the possibilities of void dissolution by Ar annealing and grown-in defects free crystal growth as well as the enhanced oxygen precipitation [5] which is used for p/p- epitaxial wafer. It was reported that in nitrogen doped crystal with the concentration of 5×10^{14} atoms/cm³, voids were easily annihilated by Ar annealing at 1150°C compared to undoped crystal [6]. As-grown nitrogen doped crystals showed smaller size and lower density of voids and higher density of micro oxygen precipitates as shown in Fig. 2. Figure 3 shows the relation between nitrogen concentration and V/G value




Fig. 3. Relation between nitrogen concentration and V/G value of boundaries of each defect region [7].

of each grown-in defect boundary in the case of high oxygen concentration [7]. The V/G tolerance for grown-in defects free region became large with the increase of nitrogen concentration. These results are understood by the following reaction, resulting in the point defects reduction [7]; $N_{int} + Vacancy \rightarrow N_{sub}$ and $N_{sub} + Si_{int} \rightarrow N_{int}$. It should be emphasized that grown-in defects free region could be obtained much easier with nitrogen doping than without nitrogen doping.

3. Wafer fabrication

The silicon wafer fabrication technologies do not change substantially over past forty years. However, in order to improve flatness and to reduce cost, new fabrication technologies have been introduced step by step.

Low damage surface grinding process is now developed in order to overcome the problems of free abrasive lapping process. The industrialization of this process will promise the etchless one [8], which has potential to avoid the degradation of wafer flatness. Furthermore, double side mirror polishing [9] will be inevitable for the achievement of higher flatness.

4. Epitaxial growth

The production use of homoepitaxial wafer for 64MDRAM and flash memory has been increased rapidly since 1997. Figure 4 shows an example of the trend of 200 mm epitaxial wafers, which were produced in Japan and shipped to each region [10]. However, some issues such as heavy metal contamination and epi-micro defects still remains.




Fig. 4. Trend of 200 mm epitaxial wafer which were produced in Japan and shipped to each region [10].




Fig. 5. Schematic cross-section of a selective-epitaxial SiGe HBT with SMI electrodes [12].

Recently, SiGe/Si heteroepitaxy [11] has been re-examined from the point of advanced heterobipolar transistor (HBT) application as shown in Fig. 5 for high speed and high frequency [12] and also bandgap engineering for increased mobility [13]. SiGe selective epitaxial growth using UHV-CVD using $\text{Si}_2\text{H}_6 + \text{GeH}_4$ and LPCVD using $\text{SiH}_2\text{Cl}_2 + \text{HCl} + \text{GeH}_4$ have been examined.

5. Gettering technology

Gettering technology is still more concerned to improve device high yield and high performance. The everlasting miniaturization needs super flatness, which will be achieved using double side polishing, and low temperature process such as rapid thermal annealing (RTA). Furthermore, for advanced ULSI, epitaxial wafers are inevitable. Therefore, intrinsic gettering (IG) in RTA must be very important. Figure 6 shows the oxygen precipitation amount of p- wafers after annealing at 1000°C for 16 h as a function of pre- and post-annealing time [14]. Wafers were subjected to low temperature annealings from 650°C to 900°C before and after RTA process at 1150°C for 30 min. In the post-annealed wafers, oxygen precipitation was hardly observed, while in the pre-annealed wafers, oxygen precipitation was observed. So it is important to make a wafer design from the point of oxygen precipitation control by optimizing oxygen content, boron concentration, epitaxial growth conditions and pre-annealings.

Recently, the prediction of bulk micro defects (BMD) density and size using Fokker-Plank formula by introducing initial oxygen concentration, process conditions such as temperature and time, and thermal




Fig. 6. Oxygen precipitation amount of p- wafers after annealing at 1000°C for 16 h as a function of pre- and post-annealing time; wafers were subjected to low temperature annealings from 650°C to 900°C before or after RTA process [14].

history of a crystal was reported [15]. From the prediction and experimental result, IG map for Ni contamination, which shows IG effect as a function of the precipitate density and size, was obtained as shown in Fig. 7 [16]. Shallow pits, which are nickel silicides generated by Ni contamination, are observed on wafer surface when IG effect is weak. If the precise density and size in the target process are obtained with computer simulation, IG effect can be predicted without any experiments.




Fig. 7. IG effect for Ni contamination as a function of precipitate density and size. Since the precipitate morphology between 800 °C and 1000°C is platelet, platelet diagonal length L was calculated. Note that the precipitates have IG effect when their size is larger than the critical size (---) [16].




Fig. 8. Example of frequency of SFQR measured on 300 mm wafer.

6. 300 mm wafer

Si wafer diameter increased by 1 inch every 4 year. However, the demand for 300 mm (12 inch) is still aggressive beyond the trend. The technological progress has been made steadily as to meet the 300 mm roadmap. Figure 8 shows the example of wafer flatness; the frequency of SFQR (Surface Front least sQuares Range) measured on 300 mm wafers. The target has been already achieved. On the other hand, the device evaluation is delayed, so a lot of data, for example, the optimization between oxygen precipitation and device yield are not yet accumulated. Recently, it was pointed out that the crystal thermal history of 300 mm ingots differs from conventional ingots from the observation of oxygen precipitation behaviors in 300 mm CZ silicon [17].

7. SOI

Much attention has been paid to thin film SOI (Silicon on Insulator) such as SIMOX (Separation by IMplanted OXYgen) for the application of next generation devices with high speed, low voltage and low power operation. Recently, the device fabrications using SIMOX, for example, MPU main stream by IBM have been announced. The issues of SIMOX materials are how to improve quality, how to getter Fe impurity, how to make and how to reduce cost.

8. Conclusions

Silicon crystal technologies have been made progress steadily for the requirements of ULSI devices.

However, new technologies for cost reduction are strongly expected. At the same time, the dense information exchange and mutual step-up between device maker and wafer vender are key issues.

References

- [1] H. Nishikawa, T. Tanaka, Y. Yanase, M. Hourai, M. Sano and H. Tsuya, *Jpn. J. Appl. Phys.* 36 (1997) 6595.
- [2] V.V. Voronkov, *J. Crystal Growth* 59 (1982) 625.
- [3] M. Hourai, H. Nishikawa, T. Tanaka, S. Umeno, E. Asayama, T. Nomachi and G. Kelly, *Semiconductor Silicon 1998*, Vol. 1, ed. by H.R. Huff, U. Gosele and H. Tsuya (1998) 453.
- [4] J.G. Park, G.S. Lee, J.M. Park, S.M. Chon and H.K. Chung, *Silicon Wafer Sympo. SEMI* (1998) p. E-1.
- [5] F. Shimura and R.S. Hockett, *Appl. Phys. Lett.* 48 (1986) 224.
- [6] W. Ohashi, A. Ikari, Y. Ohta, A. Tachikawa, H. Deai, H. Yokota and T. Hoshino, *Ext. Abs. 46th Spring Meeting of JSAP* (1999) 468.
- [7] M. Iida, W. Kusaki, M. Tamatsuka, E. Iino, M. Kimura and S. Muraoka, *Defects on Silicon III*, ed. By T. Abe, W.M. Bullis, S. Kobayashi, W. Lin and P. Wagner (1999) 499.
- [8] K. Takada, *Proc. Kazusa Akademia Park Forum on Science and Technology of Silicon Materials* (1997) 15.
- [9] H.R. Huff, D.W. McCormack, Jr., C. Au, T. Messina, K. Chan and R.K. Goodall, *Ext. Abs. ISSDM '97* (1997) 456.
- [10] SEMI Report.
- [11] G.L. Patton, J.M. Comfort, B.S. Myerson, E.F. Crabbe, G.S. Scilla, E. de Fresart, J.M.C. Stork, J.Y.-C. Sun, D.L. Harame and J.N. Burghartz, *IEEE Electron Device Lett.* 11 (1990) 171.
- [12] K. Washio, E. Ohue, K. Oda, M. Tanabe, H. Shimamoto and T. Onai, *IEEE* (1998) p. 19. 6-1.
- [13] M. Miyao, K. Nakagawa, N. Sugii and S. Yamaguchi, *Proc. 4th Int. Sympo. on New Phenomena in Mesoscopic Structures* (1998) 33.
- [14] S. Sadamitsu, S. Ogushi, Y. Koike, N. Reilly, T. Nagashima, M. Sano and H. Tsuya, *GADEST'97* (1997) 53.
- [15] H. Takeno, T. Otagawa and Y. Kitagawara, *J. Electrochem. Soc.* 144 (1997) 4340.
- [16] K. Sueoka, M. Akatsuka, M. Yonemura, S. Sadamitsu, E. Asayama, T. Ono, Y. Koike and H. Katahama, *GADEST'99* (1999) 63.
- [17] T. Ono, G.A. Rozgonyi, C. Au, T. Messina, R.K. Goodall and H.R. Huff, *Electrochem. Soc. Proc. Vol. 98-13* (1998) 125.