References
- F. Jesus Sanchez, Antonio Gonzalez and Mateo Valero, Static Locality Analysis for Cache Management, Technical-report UPC-DAC-1997-28
- A. J. Smith, Cache Memories, ACM Computing Surveys, Vol.14, No3, pp.473-530, Sep. 1982
- C. Su, and A.Despain, Cache Design Tradeoffs for Power and Performance Optimization: A Case study, ACM/IEEE International Symposium on Low-Power Design, pp. 63-68, Dana Point, CA, 1996 https://doi.org/10.1145/224081.224093
- J. Kin, M. Gupta, and W. H. Mangione-Smith, The Filter Cache: An Energy Efficient Memory Structure, MICRO-97: ACM/IEEE International Symposium on Microarchitecture, pp. 184-193, Research Triangle Park, NC, Dec. 1997 https://doi.org/10.1109/MICRO.1997.645809
- V. Milutinovic, M. Tomasevic, B. Markovic, M. Tremblay, The Split Temporal/Spatial Cache: Initial Performance Analysis, SCIzzL-5, Mar. 1996
- A. Gonzalez, C. Aliagas and M. Mateo, Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality, Supercomputing '95, pp. 338-347, July 1995 https://doi.org/10.1145/224538.224622
- G. Kupanchek et al, PA-7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface, COMPCON Digest of Papers, pp. 375-382, Feb. 1994
- James E. Bennett, and Michael J. Flynn, Prediction Caches for Superscalar Processors, Proceedings of the 30th Annual Int'l Symposium on Micro-architecture, pp. 81-90, Nov. 1997 https://doi.org/10.1109/MICRO.1997.645800
- Jude A. Rivers, and Edward S. Davidson, Reducing Conficts in Direct-Mapped Caches with a Temporality-Based Design, Proceedings of the 1996 International Conference on Parallel Processing, Vol. 1, pp. 151-162, Aug. 1996 https://doi.org/10.1109/ICPP.1996.537156
- T. Ball and J. R. Larus, Optimally profiling and tracing programs, ACM Trans. on Programming Languages and Systems, Vol. 16, No. 4, pp. 1319-1360, July 1994 https://doi.org/10.1145/183432.183527
- Johannes M. Mulder, N.T. Quach, and Michel J. Flynn, An Area Model for On-chip Memories and its Applications, IEEE journal of solid state Circuits, 26(2) pp. 98-106, Feb. 1991 https://doi.org/10.1109/4.68123
- S. J. E. Wilton, and N. Jouppi, An Enhanced Access and Cycle Time Model for On-Chip Caches, Digital WRL Research Report 93/5, July 1994
- M. B. Kamble, and K. Ghose, Energy-Efficiency of VLSI Cache: A Comparative Study, in Proc. IEEE 10-th Intl. Conf. On VLSI Design, pp. 261-267, Jan. 1997 https://doi.org/10.1109/ICVD.1997.568087
- M. B. Kamble, and K. Ghose, Analytical Energy Dissipation Models for Low Power Caches, ACM/IEEE International symposium on Low-Power Electronics and Design, Aug. 1997