The Transactions of the Korean Institute of Electrical Engineers D (대한전기학회논문지:시스템및제어부문D)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

Implementation of Genetic Algorithm Processor based on Hardware Optimization for Evolvable Hardware

진화형 하드웨어를 위한 하드웨어 최적화된 유전자 알고리즘 프로세서의 구현

  • 김진정 (인하대 전자재료공학과) ;
  • 정덕진 (인하대 전자재료공학과)
  • Published : 2000.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

Genetic Algorithm(GA) has been known as a method of solving large-scaled optimization problems with complex constraints in various applications. Since a major drawback of the GA is that it needs a long computation time, the hardware implementations of Genetic Algorithm Processors(GAP) are focused on in recent studies. In this paper, a hardware-oriented GA was proposed in order to save the hardware resources and to reduce the execution time of GAP. Based on steady-state model among continuos generation model, the proposed GA used modified tournament selection, as well as special survival condition, with replaced whenever the offspring's fitness is better than worse-fit parent's. The proposed algorithm shows more than 30% in convergence speed over the conventional algorithm in simulation. Finally, by employing the efficient pipeline parallelization and handshaking protocol in proposed GAP, above 30% of the computation speed-up can be achieved over survival-based GA which runs one million crossovers per second (1㎒), when device speed and size of application are taken into account on prototype. It would be used for high speed processing such of central processor of evolvable hardware, robot control and many optimization problems.

Keywords

References

  1. 장병탁, '유전 알고리즘 이론 및 응용,' 전자공학회지, 제22권 제11호, pp. 60-69, 1995. 11
  2. D.E. Goldberg, Genetic Algorithm in search, Optimization, and Machine Learning, Addison-Wesley, 1989
  3. G. Winter et al., Genetic Algorithms in Engineering and Computer Science, John Wiley & Sons, 1996
  4. G. Syswada, 'Uniform Crossover in Genetic Algorithm', Proc. of ICGA-89, 1989
  5. K. Dejong, An analysis of the behavior of a class of genetic adaptive system, Ph.D Thesis, University of Michigan, 1975
  6. X. Yao and T. Higuchi, 'Promises and challenges of evolvable hardware,' IEEE Transactions on Systems, Man & Cybernetics Part C: Applications & Reviews 1997., V.29 pp. 87-97 N.1, 1999 https://doi.org/10.1109/5326.740672
  7. T. Higuchi et al., 'Evolvable hardware and its applications to pattern recognition and fault-tolerant systems,' in Towards Evolvable Hardware: The Evolutionary Engineering Approach, Lecture Notes in Computer Science, Vol. 1062, pp. 118-135., 1996
  8. S. D. Scott, A. Samal and S. Seth, 'HGA : A hardware-based genetic algorithm,' Proc. ACM/SIMDA 3rd International Symposium on FPGA, pp. 53-59., 1995
  9. P. Graham, B. Nelson, 'A hardware genetic algorithm for the traveling salesman problem on Splash2,' 5th International Workshop on Field-Programmable Logic and its Applications, pp. 352-361., August 1995
  10. M. Salami, 'Multiple genetic algorithm processor for hardware optimization,' Proc. First International Conference, ICES96 Evolvable System: From Biology to Hardware, pp. 249-259., October 1996
  11. M. Tommiska, J. Vuori, 'Implementation of genetic algorithms with programmable logic devices,' Proceeding of the 2NWGA, August 1996
  12. Barry Shackleford et al., 'A High-Performance Hardware Implementation of a Survival-Based Genetic Algorithm,' ICONIP'97 pp. 686-691, Nov. 1997
  13. I. Kajitani, et al., 'A gate-level EHW chop: Implementing GA operations and reconfigurable hardware on a single LSI,' Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science 1478, pp. 1-12, Springer Verlag, 1998
  14. N. Yoshida, T. Moriki and T. Yasuoka, 'GAP: Genetic VLSI processor for genetic algorithm,' Second International ICSC Symp. on Soft Computing, pp. 341-345., 1997
  15. Shin'ichi Wakabayashi et al., 'GAA: A VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators', ISCAS 98, 1998
  16. Dan Mihaila, Florin Fagasaran, Mircea Gh. Negoita, 'Architectural Implications of Genetic Algorithms Complexity in Evolvable Hardware Implementation' EUFIT '96, Vol. 1, pp. 400-404 September 1996
  17. Peter D. hortensius et al., 'Parallel Random Number Generation for VLSI System Using Cellular Automata,' IEEE Trans. on Computers, Vol. 38, No. 10 pp. 1466-1473 October 1989 https://doi.org/10.1109/12.35843
  18. P. Kenyon et al., 'Programming pipelined CAD applications on message architectures,' concurrency practice and Experience, vol. 7, no. 4, pp. 315-337, June 1995 https://doi.org/10.1002/cpe.4330070405
  19. J. E. Beasley and P. C. Chu, 'A genetic algorithm for the set covering problem,' EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, pp. 392-404, Vol. 94, No. 2, October 1996 https://doi.org/10.1016/0377-2217(95)00159-X