한국정보처리학회논문지 (The Transactions of the Korea Information Processing Society)

한국정보처리학회 (Korea Information Processing Society)
권호 표지

동시 스위칭 환경에서 V\ulcorner/V\ulcorner Pin 수의 최소화를 위한 연구

A Study of on Minimizing the Number of V\ulcorner/V\ulcorner Pins in Simultaneous Switching Environment

  • 발행 : 2000.07.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper provides a heuristic analysis technique which determines an optimal number of V\ulcorner/V\ulcorner pads meeting allowable Simultaneous Switching Noise(SN) budget, early in the design phase. Until now, in determining the number of V\ulcorner/V\ulcorner pads, designers had to simulate packaging models case by case in the design phase or roughly allocate the power/ground pins in an inaccurate way according to typical design rules. However, due to the high density and frequency trends of IC technologies, the V\ulcorner/V\ulcorner pads allocation method can affect an adverse effect on IC operations, which requires more accurate and efficient methods be devised. Thus, this paper proposes an analytic V\ulcorner/V\ulcorner pads calculation method that gives a practical help for packaging designs early in the design phase. The proposed method is applied to a design example of a 1/8x208 pin plastic quad flat package (PQFP) and the results are verified through simulation using HSPICE.

키워드

참고문헌

  1. Chi-Taou Tsai, Wai-Yeung Yip, 'An Experimental Technique for Full Package Inductance Matrix Characterization,' IEEE Trans., Comp., Packag., Manufact. Technol., Vol.19, pp.338-343, 5, 1996 https://doi.org/10.1109/96.496037
  2. A. E. Reuhli, 'Survey of computer-aided electrical analysis of integrated circuit interconnections,' IBM J. Res. Develop., Vol.23, pp.626-639, 11, 1979
  3. Ramesh Senthinathan, John L. Prince, 'Simultaneous Switching Noise of CMOS Devices and Systems,' Kluwer Academic Publishers, 1994
  4. LSI Logic, LCB 500K Preliminary Design Manual, Jun. 1995
  5. NEC Electronics Inc., CMOS-8L 0.5 Micron CMOS Gate Arrays Design Manual, Jul. 1993
  6. G. A. Katopis, 'Delta-I noise specification for high-performance computing machine,' Proc. IEEE, Vol.73, pp.1405-1415, 9, 1985
  7. Bradley D. McCredie, Wiren D. Becker, 'Modeling, Measurement, and Simulation of Simultaneous Switching Noise,' IEEE Trans., Comp., Packag., Manufact. Tech., Vol.19, pp.461-472, 8, 1996 https://doi.org/10.1109/96.533884
  8. A. Vaidyanath, B. Thooddsen, and J. L. Prince, 'Effect of CMOS driver loading conditions on simultaneous switching noise,' IEEE Trans. Comp., Packag., Manufact. Tech., Vol.17, pp.480-485, 11, 1994 https://doi.org/10.1109/96.338712
  9. Srinivasa R. Vemuru, 'Accurate Simultaneous Switching Noise Estimation Including Velocity-Saturation Effects,' IEEE Trans. Comp., Packag., Manufact. Tech., Vol.19, pp.344-349, 5, 1996 https://doi.org/10.1109/96.496038
  10. Lei Lin and John L. Prince, 'SSO Noise Electrical Performance Limitations for PQFP Packages,' IEEE Trans., Comp., Packag., Manufact. Tech., Vol. 20, pp.292-297, 8, 1997 https://doi.org/10.1109/96.618229
  11. A. J. Rainal, 'Computing Inductive Noise of Chip Packages,' AT&T Bell Laboratories Technical Journal, Vol.63, pp.177-195, 1, 1984
  12. Chi-Taou Tsai, Wai-Yeung Yip, 'An Experimental Technique for Full Package Inductance Matrix Characterization,' IEEE Trans., Comp., Packag., Manufact. Technol., Vol.19, pp.338-343, 5, 1996 https://doi.org/10.1109/96.496037
  13. A. E. Reuhli, 'Survey of computer-aided electrical analysis of integrated circuit interconnections,' IBM J. Res. Develop., Vol.23, pp.626-639, 11, 1979