The Transactions of the Korea Information Processing Society (한국정보처리학회논문지)

Korea Information Processing Society (한국정보처리학회)
권호 표지

A Hardware Allocation and Binding Algorithm for ASIC Design

ASIC설계를 위한 하드웨어 할당 및 바인딩 알고리듬

  • 최지영 (청주대학교 대학원 전자공학과) ;
  • 인치호 (세명대학교 컴퓨터과학과) ;
  • 김희석 (청주대학교 전자공학과)
  • Published : 2000.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a hardware allocation and binding algorithm for ASIC Design. The proposed algorithm works on schedules input graph and simultaneously allocates and binds functional units, interconnections and registers by considering interdependency between operations and storage elements in each control step, in order to share registers and interconnections connected to functional units, as much as possible. Especially, he register allocation is executes the allocation optimal using graph coloring. This paper shows the effectiveness of the algorithm by comparing experiments to determine number of functional unit and register in advance or to separate executing allocation and binding of existing system.

Keywords

References

  1. M. A. Breuer. Digital System Design Automation, Computer Science Press, Inc. 1975
  2. S. M Rubin, Computer Aided for VLSI Design, Addison_ Wesley
  3. S. G. Shiva. 'Automatic Hardware Synthesis.' Proceedings of the IEEE. Vol.71, No1, pp.76-87, Jan.1983
  4. Daniel D Gajski. Silicon Compilation, Addrson-Wesley. 1988
  5. R. K. Brayton. A L Sangiovanni- Vincertelh, and G. D. hatchtel, 'Multi-level Logic Synthesis.' Proceedings of the IEEE. Vol.78, No.2, pp.264-300. Feb. 1990
  6. E. S Kuh and T. Ohtuski, 'Recent Advance in VLSI Layout'. Proceedings of the IEEE, Vol 78, No 2, pp.237-263, Feb 1990 https://doi.org/10.1109/5.52212
  7. M C. McFarland, A. C. Paker, and R. Camposano, 'The High-Level Synthesis of the Digital System,' Proceedings of the IEEE, Vol 78. No.2, pp.301-318, Feb. 1990
  8. C. Y. Hitchcock, D. E Thomas, 'A Method for Automatic DataPath synthesis.' Proc. for the 20th Design Automatic Conference(DAC), pp,484-489. 1983
  9. R. Camposano, 'From Behavior to Structure: High-Level Syntnesis,' IEEE Design & Test of Computer, pp.8-19. Oct.I990
  10. James R Armstrong, F Gall Gray. 'Structured Logic Design With VHDL,' 1993
  11. Daniel D Gajski, Nikil D. Dutt, .Allen C-H Wu. 'High -Level Synthesis : introduction to chip and system design.' pp.277-283, 1992
  12. James R. Armstrong, F. Gall Gray. 'Structured Logic Design With VHDL,' pp 391-393, 1993
  13. Daniel D. Gajski, Nikil D. Dutt, Allen C-H Wu. 'High-Level Synthesis: introducuon to chip and system design,' pp.277-283. 1992
  14. P. Paulin, J. Knight and E Grczyc, 'HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis,' Proc. of 23rd DAC, pp.263-270, 1986
  15. B Pangrle, 'Sphcer A Heuristic Approach to Connectivity Binding.' Proc, of the 25th Design Automation Conf. pp.536-541. 1988
  16. Kurdahi, F. J. and A C. Parker, 'REAL: A Program for register allocation,' in Proc. of the 24th Design Automation Conf . pp 210-215, 1987 https://doi.org/10.1145/37888.37920