References
- IEEE Trans. Comput. no.Apr. Multiple-valued logic : a tutorial and appreciation Smith, K.C.
- Trans. IEICE v.J72-A no.2 Multiple-Valued Information Processing System and it's realization Kameyama, M.;Higuchi, T.
- Proc. IEEE 20th Int. Symposium on Multiple Valued Logic Toward the age of beyond-binary electronics and systems Kameyama, M.
- IEICE Trans. Electron. v.E76-C no.3 Prospects for Multiple-Valued Integrated Circuits special issue on Multiple-Valued Integrated circiuts Smith, K.C.;Gulak, P.G.
- IEEE Proc. of International Symposium on Multiple Valued Logic The Optimization of GMC over GF(p) Dong, P.
- IEEE Proc. of International Symposium on Multiple Valued Logic Efficient Derivation of Reed-Muller Expansions in Multiple-Valued Logic System Harking, B.;Moraga, C.
- IEE. Proc. v.130 no.6 Efficient computer method for EX-OR Iogic design Bessilich, W.
- IEE. Proc. v.129 no.1 Mapping of Reed-Nuller coefficients and the minimization of exclusive OR-switching functions Wu, X.;Chen, X.
- IEEE Proc. of International Symposium on Multiple Valued Logic The Synthesis of ternary Functions under Fixed polarities and Ternary I2L Circuits Chen, X.;Wu, X.
- Modern Logic Design Green, Davio
- Int. J. Electronics v.67 no.5 Ternary Reed-Muller switching functions with fixed and mixed polarity Green, D.H.
- IEEE Proc. of Int. Sym. on Multiple Valued Logic Fast Synthesis for Ternary Reed-Muller Expansion Hong, Q.;Fei, B.C.;Wu, H.M.;Perkowski, M.A.;Zhaung, N.
- IEEE Proc. of Int. Sym. on Multiple Valued Logic Calculation of Reed-Muller-Fourier Coeffcients of Multiple-Valued Functions through Multiple-Place Decision Sasao, T.