The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지

An Adaptive Decision-Feedback Equalizer Architecture using RB Complex-Number Filter and chip-set design

RB 복소수 필터를 이용한 적응 결정귀환 등화기 구조 및 칩셋 설계

  • 김호하 ((주) 서두인칩 부설연구소) ;
  • 안병규 (금오공과대학 전자공학부) ;
  • 신경욱 (금오공과대학 전자공학부)
  • Published : 1999.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

Presented in this paper are a new complex-umber filter architecture, which is suitable for an efficient implementation of baseband signal processing of digital communication systems, and a chip-set design of adaptive decision-feedback equalizer (ADFE) employing the proposed structure. The basic concept behind the approach proposed in this paper is to apply redundant binary (RB) arithmetic instead of conventional 2’s complement arithmetic in order to achieve an efficient realization of complex-number multiplication and accumulation. With the proposed way, an N-tap complex-number filter can be realized using 2N RB multipliers and 2N-2 RB adders, and each filter tap has its critical delay of $T_{m.RB}+T_{a.RB}$ (where $T_{m.RB}, T_{a.RB}$are delays of a RB multiplier and a RB adder, respectively), making the filter structure simple, as well as resulting in enhanced speed by means of reduced arithmetic operations. To demonstrate the proposed idea, a prototype ADFE chip-set, FFEM (Feed-Forward Equalizer Module) and DFEM (Decision-Feedback Equalizer Module) that can be cascaded to implement longer filter taps, has been designed. Each module is composed of two complex-number filter taps with their LMS coefficient update circuits, and contains about 26,000 gates. The chip-set was modeled and verified using COSSAP and VHDL, and synthesized using 0.8- μm SOG (Sea-Of-Gate) cell library.

디지털 통신 시스템의 기저대역 신호처리를 효율적으로 구현하기 위한 새로운 복소수 필터구조를 제안하고, 이를 적용하여 채널등화용 적응 결정귀환 등화기 (Adaptive Decision-Feedback Equalizer; ADFE) 칩셋을 설계하였다. 새로운 복소수 필터구조는 기존의 2의 보수 대신에 redundant binary (RB) 수치계를 적용한 효율적인 복소수 승산 및 누적연산을 바탕으로 한다. 제안된 방법을 적용하면, N-탭 복소수 필터는 2N개의 RB 승산기와 2N-2개의 RB 가산기로 구현되며, 필터 탭 당 Tm,RB＋Ta,RB (단, Tm,RB, Ta,RB는 각각 RB 승산기 및 가산기의 지해 고속동작이 가능하다. 제안된 방법을 적용하여 설계된 ADFE는 FFEM (Feed-Foreward Equalizer Module)과 DFEM (Decision-Feedback Equalizer Module)로 구성되며, 필요에 따라 필터 탭을 확장할 수 있도록 설계되었다. 2-탭 복소수 필터, LMS 계수갱신 회로 및 부가회로 등으로 구성되는 각 모듈은 COSSAP과 VHDL을 이용한 모델링 및 검증과정을 거쳐 0.8-㎛ SOG (Sea-Of-Gate) 셀 라이브러리를 사용하여 논리합성 되었으며, 26,000여개의 게이트로 구성된다.

Keywords

References

  1. Wireless Communications : Principles&Practice T. S. Rappaport
  2. Digital Communications J. G. Proakis
  3. Short Course of the 1994 IEEE ISSCC Digital Wireless Transceiver Architectures: Introduction to Wireless Communications H. Samueli
  4. Pipelined adaptive digital filters N. R. Shanbhag;K. K. Parhi
  5. IEEE Transaction on Signal Processing v.43 no.6 Pipelined adaptive DFE architectures using relaxed look-ahead N. R. Shanbhag;K. K. Parhi
  6. IEEE Transaction on Circuits and Systems-Ⅱ : Analog and Digital Signal Processing v.46 no.1 Pipelined LMS adaptive filter using a new look-ahead transformation K. Matsubara;K. Nishikawa;H. Kiya
  7. IEEE Trans. Acoustic, Speech, Signal Processing v.37 The LMS algorithm with delayed coefficient adaptation G. Long;F. Ling;J. G. Proakis
  8. IEEE Transaction on Circuits and Systems-Ⅱ : Analog and Digital Signal Processing v.45 no.7 Pipelined DFE architecture using delayed coefficient adaptation R. Perry;D. R. Bull;A. Nix
  9. IEEE Transaction on Signal Processing v.46 no.3 A Pipelined LMS adaptive FIR filter architecture without adaptation delay S. C. Douglas;Q. Zhu;K. F. Smith
  10. IEEE Transaction on Signal Processing v.46 no.2 Hardware architecture of adaptive equalizer for HDTV receiver S. S. Chae;S. B. Pan;G. H. Lee;R. H. Park;B. U. Lee
  11. IEEE J. of Solid-State Circuits v.28 no.3 A 60-MBd, 480-Mb/s, 256-QAM decision- feedback equalizer in 1.2-um CMOS F. Lu;H. Samueli
  12. Fast Algorithm for Digital Signal Processing R. E. Blahut
  13. 대한전자공학회 논문지 v.35-C no.9 Radix-4 Booth Recoding과 RB 연산을 이용한 새로운 복소수 승산 알고리듬 및 10-bit CMAC 코어 설계 김호하;신경욱
  14. Optimal and Adaptive Signal Processing P. M. Clarkson
  15. COSSAP User’s Manual Synopsis Co.
  16. V8 QuickSim™ Training Workbook Mentor Graphics Co.