Design and performance analysis of fault tolerant multistage interconnection network with destination tag algorithm

목적지 태그 라우팅 알고리즘을 사용하는 결함허용 다단계 상호연결망의 설계 및 성능분석

  • Published : 1997.06.01

Abstract

I propose a RZETA network consisted of switching elements(SEs) that have regular links and alternate links. A modified Zeta nework used for the RZETA network's regular links and a MIN used for its alternate links are generated using the graph theory. The RZETA network is driven from merging the formaer and latter MINs. A necessary and sufficient condition for modified Zeta network to be a nonblocking network is also presented. This condition is a ufficient condition for RZETA network with a faulty link or a faulty SE to be nonblocked. Performance of the RZETA network is analyzed by modification of the model of 2-dilated Banyan network and its performance is compared with existing redundant path networks, when packet arrival rate of each source is 1.

정상 링크와 대체 링크로 구성된 스위칭소자를 갖는 RZETA망을 제안한다. RZETA망의 정상 링크로 사용되는 modified Zeat망과 대체 링크로 사용되는 다단계상호연결망은 그래프 이론에 의해 생성한다. 2개의 다단계상호연결망을 병합함으로써 RZETA망을 생성한다. modified Zeat망이 넌블럭킹되기 위한 필요충분 조건을 제시한다. 이 조건은 RZETA망의 링크나 스위칭 소자가 단일 결함이 있을 때 넌블럭킹되기 위한 충분 조건이다. 2-dilated Banyan망의 성능 분석 모델을 수정하여 RZETA망의 성능 분석을 하고 각 근원지의 입력 패킷 도착률이 1일 때 기존의 중복 경로를 갖는 망과의 성능을 비교한다.

Keywords

References

  1. IEEE Int'l Conf. Parallel Processing On fault-Tole-rant Multistage Interconnection Netsorks S. M. Reddy;v. P. Kumer
  2. IEEE Trans. Computers v.C-35 no.6 A Cinnecting Network with Fault Tolerace Capabilities L. Ciminiera;A. Serra
  3. IEEE Trans. Computers v.C-37 no.5 The Kappa Network with Fault-Tolerant Destination Tag Algorithm S. C. Kothari;G. M. Pradhu;R. Roberts
  4. Advances in Computers v.26 Multistage Interconnection Networks for Multiprocessor Systems S. C. Kothari
  5. HPC-ASIA'1995 Design of Fault tolerant Multistage Interconnection Network with Simple Fault Detection Method Jong In Jung;Sung Chung Kim
  6. Proc. of IEEE v.79 no.2 Switching Integrated Broadband Services by Sort-Babayan Networks J. Hui
  7. IEEE Trans. Computers v.C-37 no.2 Analysis and Design of Nonequivalent Multistage Interconnection Network D. P. Agrawal;S. C. Kim;N. K. Swain
  8. IEEE Trans. Computers v.C-35 no.6 Performance of Unbuffered Shuffle-Exchange Networks M. Kumar;J. R. Jump
  9. INFOCOM Balanced Gamma Network-A new Candidate for Broadband Packet Switch Architectures R. Venkatesan;H. T. Mouftah