Journal of Electrical Engineering and information Science

대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

A High-Performance Scalable ATM Switch Design by Integrating Time-Division and Space-Division Switch Architectures

  • 발행 : 1997.12.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Advances in VLSI technology have brought us completely new design principles for the high-performance switching fabrics including ATM switches. From a practical point of view, port scalability of ATM switches emerges as an important issue while complexity and performance of the switches have been major issues in the switch design. In this paper, we propose a cost-effective approach to modular ATM switch design which provides the good scalability. Taking advantages of both time-division and space-division switch architectures, we propose a practically implementable large scale ATM switch architecture. We present a scalable shared buffer type switch for a building block and its expansion method. In our design, a large scale ATM switch is realized by interconnecting the proposed shared buffer switches in three stages. We also present an efficient control mechanism of the shared buffers, synchronization method for the switches in each stage, and a flow control between stages. It is believed that the proposed approach will have a significant impact on both improving the ATM switch performance and enhancing the scalability of the switch with a new cost-effective scheme for handling the traffic congestion. We show that the proposed ATM switch provides an excellent performance and that its cell delay characteristic is comparable to output queueing which provides the best performance in cell delay among known approaches.

키워드

참고문헌

  1. IEEE Journal on Selected Area in Communications v.9 no.9 B-ISDN architecture and protocol M.Kawarasaki;B.Jabbari
  2. IEEE Journal on Selected Areas in Communications v.7 no.7 A survey of modern high-performance sweitching techniques H.Ahmadi
  3. IEEE Communications Magazine ATM technology for corporate networks Newman
  4. IEEE Computer Magazine Finding the right ATM switch for the market R.Rooholamini;V.Cherkassky;M.Graver
  5. IEEE Journal on Selected Area in Communications v.9 no.8 32' 32 shared buffer type ATM switch VLSI's for B-ISDN's T.Kozaki(et al.)
  6. IEEE Network ATM shared-memory switching architecture J.Garcia Haro;A.Jajszczyk
  7. IEEE Journal on Selected Areas in Communications v.9 no.8 A one-chip scalable 8' 8 ATM switch LSI employing shared buffer architecture Y.Shobatake(et al.)
  8. Bell Syst. Tech. J. v.32 A study of non-blocking switching networks C.Clos
  9. IEEE Journal on Selected Areas in Communications v.SAC-5 The knockout switch: A simple, modular architecture for high-performance packet switching Y.Yeh;M.Hluchyj;A.Acampora
  10. Proc. Int. Conference on Communications (ICC'89,J) A shared buffer memory switch for an ATM exchange H.Kuwahara(et al.)
  11. IEEE Journal on selected Areas in Comunications v.6 no.9 Queueing in highperformance packet switching M.G.Hluchyj;M.J.Karol
  12. IEEE Journal on Selected Areas in Communications - Computational and Artificial Intelligence in High Speed Networks v.15 no.2 NN-based ATM cell scheduling with queue length-based priority scheme Y.K.Park;G.Lee
  13. IEEE Journal on Selected bypass queueing and multiplexing v.12 no.9 Omega network-based ATM switch with neural network-controlled bypass queueing and multiplexing Y.K.Park;V.Cherkassky;G.Lee