Simultaneous Transistor Sizing and Buffer Insertion for Low Power Optimization

  • Kim, Ju-Ho (Department of Computer Science, Sogang University)
  • Published : 1997.12.01

Abstract

A new approach concurrent transistor sizing and buffer insertion for low power optimization is proposed in this paper. The method considers the tradeoff between upsizing transistors and inserting buffers and chooses the solution with the lowest possible power and area cost. It operates by analyzing the feasible region of the cost-delay curves of the unbuffered and buffered circuits. As such the feasible region of circuits optimized by our method is extended to encompass the envelop of cost-delay curves which represent the union of the feasible regions of all buffered ad unbuffered versions of the circuit. The method is efficient and tunable in that optimality can be traded for compute time and as a result it can in theory near optimal results.

Keywords

References

  1. Proceedings of the IEEE International Conference on CAD TILOS: A Posynomial programming approach to tranaistor sizing J.Fishbum;A.Dunlop
  2. IEEE Transactions on Computer Aided Design v.12 An exact solution to the transistor sizing problem for CMOS circuits using convex optimization Sapatnekar,V.B.;Rao,P.;Vaidya;S.M.Kang
  3. IEEE transactions on Computer-Aided Design v.15 Transistor sizing for low power CMOS circuit M.Borah;R.M.Owens;M.J.Irwing
  4. Proceedings of the IEEE Design Automation Conference A heuristic algorithm for the fanout problem K.J.Singh;A.Sangiovanni Vincentelli
  5. Proceedings of the 1989 Decennial Caltech Conference The fanout problem: From theory to practice C.L.Berman;J.L.Carter;K.L.Day
  6. 25th IEEE Design Automation Conference Static Timing Analyzer-Pearl J.Cherry
  7. On Optimal Interconnections for VLSI A.Kahng;G.Robins
  8. Artificial Intelligence 2nd Edition P.Winston
  9. Proceedings of 1997 International Symposium on Physical Design Concurrent Transistor Sizing and Buffer Insertion by Considering CostDelay Tradeoffs J.Kim;C.Barnji;Y.Jiang;S.Sapatnekar