Journal of Electrical Engineering and information Science

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지

A Design of A Multistandard Digital Video Encoder using a Pipelined Architecture

  • Oh, Seung-Ho (Electronics VLSI & CAD Lab., Yonsei University Engineering College) ;
  • Park, Han-Jun (Electronics VLSI & CAD Lab., Yonsei University Engineering College) ;
  • Kwon, Sung-Woo (Electronics VLSI & CAD Lab., Yonsei University Engineering College) ;
  • Lee, Moon-Key (Electronics VLSI & CAD Lab., Yonsei University Engineering College)
  • Published : 1997.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes the design of a multistandard video encoder. The proposed encoder accepts conventional NTSC/PAL video signals, It also processes he PAL-plus video signal which is now popular in Europe. The encoder consists of five major building functions which are letter-box converter, color space converter, digital filters, color modulator and timing generator. In order to support multistandard video signals, a programmable systolic architecture is adopted in designing various digital filters. Interpolation digital filters are also used to enhance signal-to-noise ratio of encoded video signals. The input to the encoder can be either YCbCr signal or RGB signal. The outputs re luminance(Y), chrominance(C), and composite video baseband(Y+C) signals. The architecture of the encoder is defined by using Matlab program and is modelled by using Veriflog-HDL language. The overall operation is verified by using various video signals, such as color bar patterns, ramp signals, and so on. The encoder contains 42K gates and is implemented by using 0.6um CMOS process.

Keywords

References

  1. IEEE Trans. Crcuits and Syst. Video Technol. v.5 Implementation of PALplus Decoder with Programmable Video Signal Processor P.Liuha.;P.Pohjla.;P.Vanni.;J.Niemined.
  2. Video Demystifield: NTSC/PAL Digital Encoding : High Text Interactive Keith Jack.
  3. Focal Press. The D-2 Digital Video Recoder John Watkinson.
  4. Jounal of VLSI of signal processing v.4 A Study of VLSI Symmetric FIR filter Structure Zhi-jian(Alex)Mou
  5. Paractical Digital Video with Programming Examples in C Phillip E Mattison.
  6. TCM22190 Digital Video Encoder/Layering Engine Usere manual. Raytheon Semiconductor.
  7. IEEE Trans. Circuits Syst.Video Technol. v.1 Encoding and decoding in the 6-MHZ NTSC-compatible widescreen television system S.Inoue.;S.Kageyama.;H.Uwabata.;Y.Yasumoto.
  8. VLSI Array Processors S.Y.Kung.
  9. Proc. IEEE ICCE A Fully Programmable Systolic pipelined Digital Video Encoder for NTSC/PAL/PALplus compatibility on a 4:3 Screen S.W.Kwon.;H.J.Choi.;S.H.Oh.;M.K.Lee.
  10. ITC-CSCC97 v.1 A fully Programmble Systolic pipelined Digital Video Encoder H.J.Choi.;S.W.Kwon.;S.H.Oh.;M.K.Lee.;J.S.Kim.;K.S.Hwang.
  11. IEEE Trans. Consumer Electronics v.4 no.2 Flexible VLSI architecture of full search motion estimation for video applications Seung Hyun Nam.;Jong Seob Beak.;Moon Key Lee.
  12. Multirate Digital Singal Processing N.J.Filege.