전자공학회논문지C (Journal of the Korean Institute of Telematics and Electronics C)
- 제34C권12호
- /
- Pages.9-19
- /
- 1997
- /
- 1226-5853(pISSN)
다중 프로세서 칩을 위한 시스템 제어 장치의 구조설계 및 FPGA 구현
Architecture design and FPGA implementation of a system control unit for a multiprocessor chip
초록
This paper describes the design and FPGA implementation of a system control unit within a multiprocessor chip which can be used as a node processor ina massively parallel processing (MPP) caches, memory management units, a bus unit and a system control unit. Major functions of the system control unit are locking/unlocking of the shared variables of protected access, synchronization of instruction execution among four integer untis, control of interrupts, generation control of processor's status, etc. The system control unit was modeled in very high level using verilog HDL. Then, it was simulated and verified in an environment where trap handler and external interrupt controller were added. Functional blocks of the system control unit were changed into RTL(register transfer level) model and synthesized using xilinx FPGA cell library in synopsys tool. The synthesized system control unit was implemented by Xilinx FPGA chip (XC4025EPG299) after timing verification.
키워드