ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지

Design of Chip Set for CDMA Mobile Station

  • Published : 1997.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we present a design of modem and vocoder digital signal processor (DSP) chips for CDMA mobile station. The modem chip integrates CDMA reverse link modulator, CDMA forward link demodulator and Viterbi decoder. This chip contains 89,000 gates and 29 kbit RAMs, and the chip size is $10 mm{\times}10.1 mm$ which is fabricated using a $0.8{\mu}m$ 2 metal CMOs technology. To carry out the system-level simulation, models of the base station modulator, the fading channel, the automatic gain control loop, and the microcontroller were developed and interfaced with a gate-level description of the modem application specific integrated circuit (ASIC). The Modem chip is now successfully working in the real CDMA mobile station on its first fab-out. A new DSP architecture was designed to implement the Qualcomm code exited linear prediction (QCELP) vocoder algorithm in an efficient way. The 16 bit vocoder DSP chip has an architecture which supports direct and immediate addressing modes in one instruction cycle, combined with a RISC-type instruction set. This turns out to be effective for the implementation of vocoder algorithm in terms of performance and power consumption. The implementation of QCELP algorithm in our DSP requires only 28 million instruction per second (MIPS) of computation and 290 mW of power consumption. The DSP chip contains 32,000 gates, 32K ($2k{\times}16\;bit$) RAM, and 240k ($10k{\times}24\;bit$) ROM. The die size is $8.7\;mm{\times}8.3\;mm$ and chip is fabricated using $0.8\;{\mu}m$ CMOS technology.

Keywords

References

  1. IEEE Trans. on Vehic. Tech. v.40 no.2 On the capacity of a cellular CDMA system Gilhousen, K.S.(et al.)
  2. TTA-62, Interim standard for common air interface for digital cellular in the 800MHz band TTA
  3. Proc. KITE Fall Conf. '94 v.17 no.2 Design of modem ASIC for CDMA mobile station system Yeon, K.;Eo, I.;Jeon, I.;Lim, I.;Kim, J.;Lee, H.
  4. Proc. KICS Fall Conf. v.13 no.2 Viterbi decoder performance analysis in CDMA digital cellular system Jeon, I.;Eo, I.;Lim, I.;Yeon, K.;Kim, J.;Lee, H.
  5. Proc. ASP-DAC95 & VLSI95 System-level verification of CDMA modem ASIC Park, G.;Chang, K.;Kim, J.;Kim, K.
  6. The Intel Microprocessors Brey, B.B.
  7. SPW User's Manual Alta Group of Cadence
  8. Proc. APCC '95 Frequency selective Rayleigh fading channel & AGC loop modeling for CDMA Chang, K.;Jeon, I.;Eo, I.;Lin, X.;Kim, J.
  9. Mixed-mode Simulator Compass Design Automation
  10. Voyager Series User's Guide IKOS Systems
  11. TIA/EIA IS-96, Speech service option standard for wideband spread spectrum digital cellular system TIA
  12. Journal of Acoustical Soc. of Korea v.14 no.1E On a reduction of pitch searching time by separating the speech components in the CELP vocoder Byun, K.J.(et al.)
  13. Proc. KITE Fall Conf. '94 v.17 no.2 Design of DSP for vocoder application Han, K.C.;Kim, J.J.;Yoo, H.Y.;Byun, J.;Kim, D.K.;Bae, M.J.;Kim, J.S.;Lee, H.B.
  14. Digital Signal Processing a Practical Approach Ifeachor, Emmanuel C.;Jervis, Barrie W.
  15. Voice and Speech Processing Parsons, Thomas W.