Performance analysis of priority control mechanism with cell transfer ratio and discard threshold in ATM switch

ATM 스위치에서 폐기 임계치를 가진 셀전송비율 제어형 우선순위 제어방식의 성능 분석

  • Published : 1996.03.01

Abstract

ATM switch handles the traffic for a wide range of appliations with different QOS(Quality-of-Service) requirements. In ATM switch, the priority control mechanism is needed to improve effectively the required QOS requirements. In this paper, we propose a priority control mechanism using the cell transfer ratio type and discard threshold in order to archive the cell loss probability requirement and the delay requirement of each service class. The service classes of our concern are the service class with high time priority(class 1) and the service class with high loss priority control mechanism, cells for two kind of service classes are stored and processed within one buffer. In case cells are stored in the buffer, cells for class 2 are allocated in the stored and processed within one buffer. In case cells are stored in the buffer, cells for class 2 are allocated in the shole range of the buffer and cells for class 1 are allocated up to discard threshold of the buffer. In case cells in the buffer are transmitted, one cell for class 1 is transmitted whenever the maximum K cells for class 2 are transmitted consecutively. We analyze the time delay and the loss probability for each class of traffic using Markov chain. The results show that the characteristics of the mean cell delay about cells for class 1 becomes better and that of the cell loss probability about cells for class 2 becomes better by selecting properly discard threshold of the buffer and the cell transfer ratio according to the condition of input traffic.

Keywords

References

  1. On the Broadband Aspects of ISDN CCITT Rec. I.121
  2. IEEE J. Selected Area Communications v.8 no.3 Multimedia Traffic Management Principles for Guaranteed ATM Network Performance G. M. Woodruff
  3. IEEE GLOBECOM'89 Performance Analysis and Design of Banyan Network Based Broadband Packet Switched for Integrated Services S. Z. Shaikh;M. Schwartz;T. H. Szymansky
  4. IEEE ICC'90 An Analysis, Control and Design of Crossbar and Banyan Based Broadband Packet Switched for Integrated Services S. Z. Shaikh;M. Schwartz;H. Yamada
  5. IEEE ICC'89 Output Buffer Switch Architecture for Asynchronous Transfer Mode H. Suzuki;H. Nagano;T. Suzuki;T. Takeuchi;S. Iwasaki
  6. IEEE Trans. on Comm. v.COM-24 no.5 Effects of a Priority Discpline in Routing for Packet Switched Networks C. McCoy
  7. IEEE INFOCOM'88 Analysis of a Delay-Dependent Priority Discipline in a Multicast Traffic Packet Switching Node Y. Lim;J. Kobza
  8. IEEE J. Selected Area Communications Dynamic Priority Protocols for Packet Voice T. M. Chen;J. Walrand;D. G. Messerschmitt
  9. ITC-13 Queueing Analysis of Cell Loss Probability Control in ATM networks H. Saito
  10. IEEE J. Selected Area Communications v.9 no.3 An Analysis of Statistical Multiplexing in an ATM Transport Network H. Saito;M. Kawarasaki;H. Yamada
  11. IEEE J. Selected Areas in Communications v.9 no.3 Priority Management in ATM Switching Nodes Hans Croner;Gerard Hebuterne;Pierre Boyer
  12. IEEE INFOCOM'90 Comparative Performance Study of Space Priority Mechanisms for ATM Networks H. Croner
  13. IEEE ICC'92 Delay and Loss Control of an Output Buffered Fast Packet Switch Supporting Integrated Services D. X. Chen;J. W. Mark
  14. IEEE INFOCOM'89 Scheduling Policies for Real-Time and Non-Real-Time Traffic in Statistical Multiplexer Renu Chipalkatti;James F. Kurose;Don Towsley
  15. Institute of Electronics, Informations and Communications Engineers(IEICE) Journal v.J 74-B-I no.6 Cell Transfer Ratio Control Type Priority Control Method for ATM Switching Y. Tanaka;M. Akiyama
  16. Journal of KICS v.19 no.3 Cell Priority Control with 2-Level Thresholds in ATM Switch Network W. G. Park;C. M. Han;H. J. Choi
  17. Institute of Electronics, Informations and Communications Engineers(IEICE) Tr. on Communication v.E76-B no.3 Priority Management to Improve the QOS in ATM Networks Tien-Yu Huang;Jean-Lien Chen Wu;Jingshown Wu
  18. IEE Proc. Communication v.141 no.4 Performance Analysis of ATM Switches Using Priority Schemes T. Y. Hwang;J. L. C. Wu