참고문헌
- IEEE Computer Special Issue on Computer Architecture for Image Processing
- Proc. IRE v.46 A computer oriented toward spatial problems S.H.Unger
- Computing Structures for Image Processing A comparison of the CLIP4, DAP and MPP processor-array implementations F.Z.Gerritsen;M.J.B.Duff(ed.)
- Computing Structures for Image Processing A survey of bit-serial array processor circuits T.J.Fountain;M.J.B.Duff(Ed.)
- Proceedings of IEEE v.76 Parallel architectures for vision M.Maresca;M.A.Lavin;H.Li
- IEEE Trans. Electronic Comput. v.EC-12 The SOLOMON computer J.Gregory;R.McReynolds
- IEEE Trans. Comput. v.C-17 The ILLIAC Ⅳ computer G.H.Barnes;R.M.Brown;M.Kato;D.J.Kuck;D.L.Slotnick;R.A.Stokes
- IEEE Trans. Comput. v.C-29 Design of a massively parallel processors K.E.Batcher
- The Massively Parallel Processor J.L.Potter(Ed.)
- Integrated Technology for Parallel Image Processing Plans for the CLIP 7 chip T.J.Fountain;S.Levialdi(Ed.)
- IEEE Trans. Pattern Anal. Machine Intell. v.10 The CLIP7A image processor T.J.Fountain;K.N.Matthews;M.J.B.Duff
- DAP Series Technical Overview
- Proc. Comput. Architect. for Pattern Anal. Machine Intell. The Hough transform on the geometric arithmetic parallel processor T.M.Silberberg
- Proc. IEEE Custom Integrated Circuits Conf. A parallel processor array architecture and its implementation in silicon L.N.Robinson;W.R.Moore
- Proc. IEEE Int. Solid-States Circuits Conf. An LSI adaptive array processor T.Sudo;T.Nakashima
- IEEE Trans. Comput. v.C-29 A systematically designed binary array processor A.P.Reeves
- Proc. DARPA Image Understanding Workshop Some sample algorithms for the image understanding architecture C.Weems
- Proc. IEEECS Comput. Architect. for Pattern Anal. Machine Intell. Polymorphictorus : a new architecture for vision computation H.Li;M.Maresca
- Proc. MIT Conf. Advanced Research in VLSI Meshes with reconfigurable buses R.Miller;V.K.P.Kumar;D.Reisis;Q.F.Stout
- The Connection Machine W.D.Hillis
- Proc. IEEE Compcon Spring 90 The design of the MasPar MP-1 : a cost effective massively parallel computer J.R.Nickolis
- Proc. 3rd Int. Conf. Supercomputing v.Ⅲ Architecture and operation of the BLITZEN processing element E.W.Davis;J.H.Reif
- Proc. 5th Int. Symp. The Frontiers of Massively Parallel Computation Introducing MGAP-2 Fan Zbou(et al.)
- IEEE Trans. on Parallel and Distributed Systems v.4 A shding memory plane array processor M.H.Sunwoo;J.K.Aggarwal
- Proc. Int. Conf. Application Specific Array Processors Design and Implementation of a Parallel Image Processor Chip for a SIMD Array Processor M.H.Sunwoo;S.Ong;B.Ahn;K.Lee
- Proc. 10th International Parallel Processing Symposium Implementation of a SliM Array Processor Hyun M. Chang;Myung H. Sunwoo;Tai-Hoon Cho
- Proc. "92 IAPR Workshop on Machine Vision Applicat. A Real-Time Vision System Using Integrated Memory Array Processor Prototype LSI Y.Fujita(et al.)
- IEEE Trans. on Circuits and Systems for Video Technology v.5 no.5 A Compact Real-Time Vision System Using Integrated Memory Array Processor Architecture S.Okazaki(et al.)
- PhD thesis, LIU-TEK-LIC-1995 : 41, Department of Electrical Engineering A Study of Parallel Image Processing on the VIP Architecture Michael Hall
- IEEE Trans. PAMI v.10 no.3 The AIS-5000 Parallel Processor L.A.Schmitt;S.S.Wilson
- Parallel Architectures and Algorithms for Image Understanding The SLAP Image Computer A.L.Fisher;P.T.Highnam;V.K.P.Kumar(Ed.)
- Pattern Recognition v.15 Image processing on MPP T.Kushner;A.Y.Wu;A.Rosenfeld
- Proc. 10th Annual Int. Symp. Comput. Architect. LIPP -a SIMD multiprocessor architecture for image processing T.Ericsson;P.E.Danielsson
- Proc. IEEECS Comput. Architect. for Pattern Anal. Machine Intell. The Fourier transform on mesh connected processing array such as the massively parallel processor J.P.Strong
- IEEE Trans. Comput. v.38 no.2 On the communication complexity of generalized 2-D convolution on array processors Z.Fang;X.Li;L.M.Ni